

Application Note 603002

Title:

Highly accurate, DTCXO Temperature Compensated Real Time Clock / Calendar Module with I²C Interface

Product Family: **RV-3029**

Part Number: RV-3029

TABLE OF CONTENTS

| 1. | OVE | :KVIEW | 4 |
|----|------|----------------------------------------------------------------------------|------|
| | 1.1. | GENERAL DESCRIPTION | 4 |
| | 1.2. | APPLICATIONS | 4 |
| 2. | BLC | CK DIAGRAM | 5 |
| | 2.1. | PINOUT | 6 |
| | 2.2. | PIN DESCRIPTION | 7 |
| | 2.3. | FUNCTIONAL DESCRIPTION | 7 |
| | 2.4. | DEVICE PROTECTION DIAGRAM | 8 |
| 3. | REG | SISTER ORGANIZATION | 9 |
| | 3.1. | REGISTER OVERVIEW | 9 |
| | 3.2. | CONTROL PAGE REGISTER FUNCTION | . 10 |
| | 3. | 2.1. CONTROL_1 (address 00hbits description) | . 10 |
| | 3. | 2.2. CONTROL_INT (address 01hbits description) | . 10 |
| | 3. | 2.3. CONTROL_INT FLAG (address 02hbits description) | . 11 |
| | 3. | 2.4. CONTROL_STATUS (address 03hbits description) | . 11 |
| | 3. | 2.5. CONTROL_RESET (address 04hbits description) | . 12 |
| | 3.3. | WATCH PAGE REGISTER FUNCTION | . 12 |
| | 3. | 3.1. SECONDS, MINUTES, HOURS, DAYS, WEEKDAYS, MONTHS, YEARS REGISTER | . 12 |
| | 3. | 3.2. DATA FLOW OF TIME AND DATE FUNCTION | . 14 |
| | 3.4. | ALARM PAGE REGISTER FUNCTION | . 15 |
| | | 4.1. SECONDS, MINUTES, HOURS, DAYS, WEEKDAYS, MONTHS, YEARS ALARM REGISTER | |
| | 3.5. | TIMER PAGE REGISTER FUNCTION | . 17 |
| | | TEMPERATURE PAGE REGISTER FUNCTION | |
| | | EEPROM DATA PAGE REGISTER FUNCTION | |
| | | EEPROM CONTROL PAGE REGISTER FUNCTION | |
| | 3. | 8.1. EEPROM CONTROL (address 30hbits description) | . 18 |
| | 3. | 8.2. XTAL OFFSET (address 31hbits description) | . 18 |
| | 3. | 8.3. XTAL TEMPERATUR COEFFICIENT (address 32hbits description) | . 18 |
| | | 8.4. XTAL TURNOVER TEMPERATUR COEFFICIENT T0 (address 33hbits description) | |
| | 3.9. | RAM DATA PAGE REGISTER FUNCTION | . 19 |
| 4. | DET | AILED FUNCTIONAL DESCRIPTION | . 20 |



| 4.1. POWER-UP, POWER MANAGEMENT AND BATTERY SWITCHOVER | 20 |
|---------------------------------------------------------------------------|----|
| 4.1.1. POWER UP SEQUENCE | 21 |
| 4.1.2. SUPPLY VOLTAGE OPERATING RANGE AND LOW VOLTAGE DETECTION | 22 |
| 4.2. RESET | 24 |
| 4.2.1. POWER-UP RESET, SYSTEM RESET AND SELF-RECOVERY RESET | 24 |
| 4.2.2. REGISTER RESET VALUES | 25 |
| 4.3. EEPROM MEMORY ACCESS | 27 |
| 4.4. TIMER FUNCTION | 28 |
| 4.4.1. TIMER INTERRUT | 30 |
| 4.5. ALARM FUNCTION | 31 |
| 4.5.1. ALARM INTERRUPT | 32 |
| 4.6. INTERRUPT OUTPUT INT | 33 |
| 4.7. WATCH ENABLE FUNCTION | 34 |
| 4.8. SELF-RECOVERY SYSTEM | 34 |
| 4.9. CLOCK OUTPUT CLKOUT | 35 |
| 5. COMPENSATION OF FREQUENCY DEVIATION AND FREQUENCY DRIFT vs TEMPERATURE | 36 |
| 5.1. TEMPERATURE CHARACTERISTICS TUNING FORK CRYSTAL | 36 |
| 5.2. COMPENSATION PRINCIPLE | 37 |
| 5.2.1. THERMOMETER AND TEMPERATURE VALUE | 38 |
| 5.2.2. SETTING THE FREQUENCY COMPENSATION PARAMETERS | 39 |
| 5.3. METHOD OF COMPENSATING THE FREQUENCY DEVIATION | 40 |
| 5.3.1. CORRECT METHOD FOR TESTING THE TIME ACCURACY | 41 |
| 5.3.2. TESTING THE TIME ACCURACY USING CLKOUT OUTPUT | 41 |
| 5.3.3. TESTING THE TIME ACCURACY USING INTERRUPT OUTPUT 1 Hz | 42 |
| 5.4. TIME ACCURACY OPT: A / OPT: B | 44 |
| 6. I ² C INTERFACE | 46 |
| 6.1. CINTERFACE CHARACTERISTICS | 46 |
| 6.2. CONTERFACE SYSTEM CONFIGURATION | 46 |
| 6.3. BIT TRANSFER | 47 |
| 6.4. START AND STOP CONDITIONS | 47 |
| 6.5. ACKNOWLEDGE | 48 |
| 6.6. CONTERFACE PROTOCOL | |
| 6.7. CDEVICE ADDRESSES | 49 |
| 6.8. CONTERFACE READ AND WRITE DATA TRANSMISSION | 50 |
| 6.8.1. WRITE MODE DATA TRANSMISSION | |
| 6.8.2. READ MODE DATA TRANSMISSION AT SPECIFIC ADDRESS | 51 |
| 6.8.3. READ MODE | |
| 7. ELECTRICAL CHRACTERISTICS | |
| 7.1. ABSOLUTE MAXIMUM RATINGS | |
| 7.2. FREQUENCY AND TIME CHARACTERISTICS | 53 |



| | 7.3. STATIC CHARACTERISTICS | 54 |
|----|-----------------------------------------------------------------------------|----|
| | 7.4. I'C INTERFACE TIMING CHARACTERISTICS | 55 |
| 8. | 3. APPLICATION INFORMATION | 57 |
| | 8.1. RECOMMENDED REFLOW TEMPERATURE (LEADFREE SOLDERING) | 58 |
| M | Maximum Reflow Conditions in accordance with IPC/JEDEC J-STD-020C "Pb-free" | 58 |
| 9. | 9. PACKAGE | 59 |
| | 9.1. DIMENSIONS AND SOLDERPADS LAYOUT | 59 |
| | 9.2. MARKING AND PIN #1 INDEX | 60 |
| 1(| 0.PACKING INFORAMTION | 61 |
| | 10.1. CARRIER TAPE | 61 |
| | 10.2. PARTS PER REEL | 62 |
| | 10.3. REEL 13 INCH FOR 12 mm TAPE | 63 |
| | 10.4. REEL 7 INCH FOR 12 mm TAPE | 64 |
| 11 | 11.HANDLING PRECAUTIONS FOR CRYSTALS OR MODULES WITH EMBEDDED CRYSTALS | 65 |



1. OVERVIEW

- RTC module with built-in "Tuning Fork" crystal oscillating at 32.768 kHz
- Factory calibrated, all built-in Temperature Compensation circuitry

| Time accuracy: | Temperature Range | Opt: A | Opt: B |
|----------------|-------------------|-----------|------------|
| | 25°C | +/- 3 ppm | +/- 3 ppm |
| | 0°C to + 50°C | +/- 4 ppm | +/- 5 ppm |
| | -10°C to + 60°C | +/- 5 ppm | +/- 10 ppm |
| | -40°C to + 85°C | +/- 6 ppm | +/- 25 ppm |
| | -40°C to +125°C | +/- 8 ppm | +/- 30 ppm |

• Ultra low power consumption: 800nA typ @ $V_{DD} = 3.0 \text{V} / T_{amb} = 25^{\circ}\text{C}$

Wide clock operating voltage: 1.3 – 5.5V
 Wide interface operating voltage: 1.4 – 5.5V
 Extended operating temperature range: -40°C to +125°C

- I²C serial interface with fast mode SCL clock frequency of 400 kHz
- Provides year, month, day, weekday, hours, minutes and seconds
- · Highly versatile alarm and timer functions
- Integrated Low-Voltage Detector, Power-On Reset and Self-Recovery System
- Main Power Supply to Backup Battery switchover circuitry with Trickle Charger
- Programmable CLKOUT pins for peripheral devices (32.768 kHz / 1024 Hz / 32 Hz / 1 Hz)
- Available in a small and compact package sizes, RoHS-compliant and 100% leadfree:
 C3: 3.7 x 2.5 x 0.9 mm

1.1. GENERAL DESCRIPTION

The RV-3029 is a CMOS low power, real-time clock/calendar module with built-in Thermometer and Digital Temperature Compensation circuitry (DTCXO). The temperature compensation circuitry is factory-calibrated and greatly improves the time accuracy by compensating the frequency-deviation @ 25°C and the anticipated frequency-drift over the temperature of the embedded 32.768 kHz "Tuning-Fork" crystal, even over the extended Temperature Range -40°C to +125°C. Data is transferred serially via an I²C interface with a maximum SCL clock frequency in fast mode of 400 kHz, the built-in word address register is incremented automatically after each written or read data byte. Beyond standard RTC-functions like year, month, day, weekday, hours, minutes, seconds information, the RV-3029 offers highly versatile Alarm and Timer-Interrupt function, programmable Clock-Output and Low-Voltage Detector.

1.2. APPLICATIONS

The RV-3029 RTC module combines key functions with outstanding performance in a small ceramic package:


- Factory calibrated Temperature Compensation
- Extended temperature range up to +125°C
- Low Power consumption
- Smallest temperature compensated RTC module with embedded Xtal

These unique features make this product perfectly suitable for many applications:

- Automotive: Car Radio / GPS and Tracking Systems / Dashboard / Engine Controller / Car Mobile & Entertainment Systems / Tachometers
- Metering: E-meter / Heating Counter
- Outdoor: ATM & POS systems / Surveillance & Safety systems / Ticketing systems
- All kind of portable and battery operated devices
- Industrial and consumer electronics
- White goods




2. BLOCK DIAGRAM





2.1. PINOUT





2.2. PIN DESCRIPTION

| Symbol | Pin # | Description | | |
|------------------------------------------------------------------------------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| · , | C3 | | | |
| V_{DD} | 2 | Positive supply voltage; positive or negative steps in supply voltage may affect oscillator performance, recommend 10 nF decoupling capacitor close to device | | |
| CLKOUT | 3 | Clock Output pin; CLKOUT or INT function can be selected.(Control_1; bit7; Clk/Int) | | |
| OLIKOOT |) | CLKOUT output push-pull / INT function open-drain requiring pull-up resistor | | |
| N.C. 8 Not Connected; internally used for test, do not connect other signals than ground | | | | |
| SCL | 4 | Serial Clock Input pin; requires pull-up resistor | | |
| SDA | 5 | Serial Data Input-Output pin; open-drain; requires pull-up resistor | | |
| V_{SS} | 6 | Ground | | |
| ĪNT | 7 | Interrupt Output pin; open-drain; active LOW | | |
| V _{BACKUP} | 9 | Backup Supply Voltage; tie to GND when not using backup supply voltage | | |
| N.C. | 10 | Not Connected; internally used for test, do not connect other signals than ground | | |
| CLKOE | 1 | CLKOUT enable/disable pin; enable is active HIGH; tie to GND when not using CLKOUT | | |

2.3. FUNCTIONAL DESCRIPTION

The RV-3029 is a highly accurate real-time clock/calendar module due to integrated temperature compensation circuitry. The built-in Thermometer and Digital Temperature Compensation circuitry (DTCXO) provides improved time-accuracy; achieved by measuring the temperature and calculating an expected correction value based on precise, factory-calibrated Crystal parameters. The compensation of the frequency deviation @ 25°C and the Crystal's frequency-drift over the temperature range are obtained by adding or subtracting 32.768 kHz oscillator clock-pulses. Beyond standard RTC-functions like year, month, day, weekday, hours, minutes, seconds information, the RV-3029 offers highly versatile Alarm and Timer-Interrupt function, programmable Clock-Output and Voltage-Low-Detector and a Main-Supply to Backup-Battery Switchover Circuitry and a 400 kHz I²C interface.

The CMOS IC contains thirty 8-bit RAM registers organized in 6 memory pages; the address counter is automatically incremented within the same memory page. All sixteen registers are designed as addressable 8-bit parallel registers, although, not all bits are implemented.


- Memory page #00 contains of five registers (memory address 00h and 04h) used as control registers
- Memory page #01 addresses 08h through 0Eh are used as counters for the clock function (seconds up to years). The Seconds, Minutes, Hours, Days, Weekdays, Months and Years registers are all coded in Binary-Coded-Decimal (BCD) format. When one of the RTC registers is read, the content of all counters is frozen to prevent faulty reading of the clock/calendar registers during a carry condition
- Memory page #02 addresses 10h through 16h define the alarm condition
- Memory page #03 addresses 18h and 19h are used for Timer function
- Memory page #04 address 20h provides the thermometer reading value
- Memory page #07 addresses 38h through 3Fh are available for user data

Additionally, the CMOS-IC contains six non-volatile 8-bit EEPROM registers organized in 2 memory pages; the address counter is automatically incremented within the same memory page.

- EEPROM page #05 addresses 28h and 29h are available for EEPROM user data
- **EEPROM page #06** contains of four registers (memory address 30h through 33h) used as non-volatile control registers. These registers contain the factory programmed parameters of the Crystal's thermal characteristics, the frequency-deviation @ ambient temperature and the Thermometer's calibration values. In favour for the best time-accuracy, the factory programmed registers (memory address 31h through 33h) shall not be changed by the user without carefully studying its function



2.4. DEVICE PROTECTION DIAGRAM





3. REGISTER ORGANIZATION

The registers are grouped into memory pages. The pages are addressed by the 5 most-significant-bits (MSB's bits 7-3), the 3 least-significant-bites (LSB's 2-0) select the registers within the addressed page.

30 RAM registers organized in 6 memory pages and 6 EEPROM registers organized in 2 memory pages are available. During interface access, the page address (MSB's 7 - 3) is fixed while the register address (LSB's 2 - 0) are automatically incremented. The content of all counters and registers are frozen to prevent faulty reading of the clock/calendar registers during carry condition.

The time registers in the Clock and Alarm pages are encoded in the Binary Coded Decimal format (BCD) to simplify application use. Other registers are either bit-wise or standard binary format.

3.1. REGISTER OVERVIEW

| Addres | ss | | | | | | | | | | |
|------------------------|----------------|-------------|------------------|---------|-------|------------------------------|-----------|--------------|---------|-------|-------|
| Page | Address | | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Bit 7 - 3 | Bit 2 - 0 | Hex | | | | | | | | | |
| Control page | 000 | 00h | Control 1 | Clk/Int | TD1 | TD0 | SROn | EERE | TAR | TE | WE |
| Control page | 000 | 00h | Control_INT | X | X | X | SRIE | V2IE | V1IE | TIE | AIE |
| | 010 | 0111 02h | Control_INT Flag | X | X | X | SRF | V2IE V2IF | V1IF | TF | AF |
| 00000 | 010 | 03h | Control_Status | EEbusy | X | PON | SR | V2II V2F | V1II | X | X |
| | | | | | | | | | | | |
| | 100 | 04h | Control_Reset | Х | Х | Х | SysR | Х | Х | Х | Х |
| Clock page | 000 | 08h | Seconds | Х | 40 | 20 | 10 | 8 | 4 | 2 | 1 |
| one on purge | 001 | 09h | Minutes | Х | 40 | 20 | 10 | 8 | 4 | 2 | 1 |
| | 010 | 0Ah | Hours | Х | 12-24 | 20-PM | 10 | 8 | 4 | 2 | 1 |
| 00001 | 011 | 0Bh | Days | Х | Х | 20 | 10 | 8 | 4 | 2 | 1 |
| 00001 | 100 | 0Ch | Weekdays | Х | Х | Х | Х | Х | 4 | 2 | 1 |
| | 101 ODh Months | | Х | Х | Х | 10 | 8 | 4 | 2 | 1 | |
| | 110 | 0Eh | Years | X | 40 | 20 | 10 | 8 | 4 | 2 | 1 |
| Alarm page | 000 | 10h | Second Alarm | AE_S | 40 | 20 | 10 | 8 | 4 | 2 | 1 |
| Alailii page | 001 | 11h | Minute Alarm | AE_M | 40 | 20 | 10 | 8 | 4 | 2 | 1 |
| | 010 | 12h | Hour Alarm | AE_H | Х | 20-PM | 10 | 8 | 4 | 2 | 1 |
| 00010 | 011 | 13h | Days Alarm | AE_D | Х | 20 | 10 | 8 | 4 | 2 | 1 |
| 00010 | 100 | 14h | Weekday Alarm | AE_W | Х | Х | Х | Х | 4 | 2 | 1 |
| | 101 | 15h | Months Alarm | AE_M | Х | Х | 10 | 8 | 4 | 2 | 1 |
| | 110 | 16h | Year Alarm | AE_Y | 40 | 20 | 10 | 8 | 4 | 2 | 1 |
| Timer page | 000 | 18h | Timer Low | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| 00011 | 001 | 19h | Timer High | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| Temperature page 00100 | 000 | 20h | Temperature | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| EEPROM User | 000 | 28h | EEPROM User | | | | | | | | |
| 00101 | 001 | 29h | EEPROM User | | | 2 byte | s of EEPR | OM for us | er data | | |
| EEPROM Control page | 000 | 30h | EEPROM Contr. | R80k | R20k | R5k | R1k | FD1 | FD0 | ThE | ThP |
| | 001 | 31h | Xtal Offset | sign | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| 00110 | 010 | 32h | Xtal Coef | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| | 011 | 33h | Xtal T0 | X | X | 32 | 16 | 8 | 4 | 2 | 1 |
| RAM page | 000 | 38h | • | | | | | • | • | • | |
| 00444 | : | : | User RAM | | | 8 bytes of RAM for user data | | | | | |
| 00111 | 111 | 3Fh | | | | | | | | | |

Bit positions labelled as "X" are not implemented and will return a "0" when read.



3.2. CONTROL PAGE REGISTER FUNCTION

3.2.1.CONTROL_1 (address 00h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|---------|-----------|----------|-------------------------------------|-------------|------------------|-------------|----------|------------------|----------|--|
| 00h | Control_1 | Clk/Int | TD1 | TD0 | SROn | EERE | TAR | TE | WE | |
| Bit | Symbol | Value | | ı | Reference | | | | | |
| 7 | Clk/Int | 0 | | | n on CLKO | | | See section 4.9. | | |
| | | 1 | Applies C | LKOUT fu | 1 | | | | | |
| 6 | TD1 | 00 01 | Coloot Co | ource Clock | m Timor | | | | | |
| 5 | TD0 | 10 11 | Select St | ource Clock | See section 4.4. | | | | | |
| 4 | SROn | 0 | Disables | Self Recov | ery functio | n | | See section 4.8. | | |
| 4 | SKOII | 1 | Enables | Self Recov | ery function |) | | | | |
| 3 | EERE | 0 | Disables | automatic | EEPROM r | efresh ever | y hour | See secti | on 12 | |
| 3 | EERE | 1 | Enables | automatic I | EEPROM re | efresh ever | y hour | See secu | 011 4.3. | |
| 2 | TAR | 0 | Disables | Countdow | n Timer aut | o-reload m | ode | See secti | on 1.1 | |
| 2 | IAK | 1 | Enables | Countdown | Timer auto | o-reload mo | ode | See secu | 011 4.4. | |
| 1 | TE | 0 | Disables | Countdow | n Timer | • | • | See secti | on 1 1 | |
| I | 10 | 1 | Enables | Countdown | | See Secti | 011 4.4. | | | |
| 0 | WE | 0 | Disables 1Hz Clock Source for Watch | | | | | | on 4.7 | |
| U | VVL | 1 | Enables | 1Hz Clock | Source for | Watch | • | See section 4.7. | | |

3.2.2.CONTROL_INT (address 01h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-------------------------------|-------|-----------|------------|--------------------|------------------------------------------|--------|--------------------|-------------|
| 01h | Control_INT | Х | Х | Х | SRIE | V2IE | V1IE | TIE | AIE |
| Bit | Symbol | Value | | | | Reference | | | |
| 7 to 5 | unused | Х | Unused | | | | | | |
| 4 | SRIE | 0 | Disables | Self-Recov | | Connection 4.0 | | | |
| 4 | SKIE | 1 | Enables S | Self-Recov | | See section 4.8. | | | |
| 3 | V2IE | 0 | Disables | VLOW2 IN | T; "Low Vo | w Voltage 2 detection" See section 4.1.2 | | | |
| 3 | 3 VZIE | 1 | Enables \ | VLOW2 IN | See section 4.1.2. | | | | |
| 2 | V1IE | 0 | Disables | VLOW1 IN | ection" | See section 4.1.2. | | | |
| 2 | VIIL | 1 | Enables \ | VLOW1 IN | T; "Low Vol | tage 1dete | ction" | See section | 011 4. 1.2. |
| 1 | TIE | 0 | Disables | Countdowr | n Timer INT | - | | Soo cooti | on 1 1 1 |
| 1 | 1 Enables Countdown Timer INT | | | | | | | See section 4.4.1. | |
| 0 | AIF | | Disables | Alarm INT | | 0 | | | |
| 0 | AIE | 1 | Enables / | Alarm INT | | See section 4.5.1. | | | |

Bit positions labelled as " \mathbf{X} " are not implemented and will return a " $\mathbf{0}$ " when read.



3.2.3.CONTROL_INT FLAG (address 02h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|---------|------------------|-------|-----------|----------------------------|----------------------------|------------------|---------|------------------|-------|--|
| 02h | Control_INT Flag | Х | Х | Х | SRF | V2IF | V1IF | TF | AF | |
| Bit | Symbol | Value | | ı | Description | 1 | | Reference | | |
| 7 to 5 | unused | Х | Unused | | | | | | | |
| | | 0 | No Self-F | Recovery Ir | nterrupt ger | erated | | | | |
| 4 | SRF | 1 | | overy Interi | | See section 4.6. | | | | |
| | | 0 | No VLOV | V2 Interrup | - | | | | | |
| 3 | V2IF | 1 | | | enerated wh 2 threshold | en supply | voltage | See section 4.6. | | |
| | 0 | | | V1 Interrup | | | | | | |
| 2 | V1IF | 1 | | | enerated what threshold | nen supply | voltage | See section 4.6. | | |
| | | 0 | No Timer | Interrupt g | generated | | | | | |
| 1 | TF | 1 | | errupt gene ches zero | vn Timer | See section 4.6. | | | | |
| | | 0 | No Alarm | Interrupt (| | | | | | |
| 0 | AF | 1 | | errupt gene Alarm setti | ate | See section 4.6. | | | | |

Bit positions labelled as " \mathbf{X} " are not implemented and will return a " $\mathbf{0}$ " when read.

3.2.4.CONTROL_STATUS (address 03h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|---------|---------------------------------------------------------------------------------------------------------|----------------------|--------------------------|---------------------------|-------------|--------------------|---------|-----------|----------|--|
| 03h | Control_Status | EEbusy | Х | PON | SR | V2F | V1F | Х | Х | |
| Bit | Symbol | Value | | 1 | Description | n | | Reference | | |
| | | 0 EEPROM is not busy | | | | | | | | |
| 7 | 7 EEbusy 1 Flag is set when EEPROM page is busy due to "write" or automatic EEPROM refresh in progress | | | | | | | | on 4.3. | |
| 6 | unused | X | Unused | | | | | | | |
| | | 0 | No Powe | r-On Reset | | | | | | |
| 5 | PON | 1 | Flag is se writing "0 | et at Power | red by | See section 4.1. | | | | |
| 4 | 0 | | l heen generated | | | | | | on 4 2 4 | |
| 4 | SR | 1 | | et when Se is been ger | System | See section 4.2.1. | | | | |
| | | 0 | No VLOV | V2 Interrup | t generated | d" | | | | |
| 3 | V2F | 1 | | Interrupt ge low VLOW2 | voltage | See secti | on 4.6. | | | |
| | | 0 | No VLOV | V1 Interrup | | | | | | |
| 2 | V1F | 1 | | Interrupt ge low VLOW | voltage | See section 4.6. | | | | |
| 1 to 0 | unused | Х | Unused | | | | • | | | |

Bit positions labelled as " \mathbf{X} " are not implemented and will return a " $\mathbf{0}$ " when read.



3.2.5.CONTROL_RESET (address 04h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|---------------|-------|-----------|-----------------------------------------------|-------------|-------------|-----------|-------|-------|
| 04h | Control_Reset | Х | Х | Х | SysR | X | Х | Х | Χ |
| | | | | | | | | | |
| Bit | Symbol | Value | | | Description | 1 | | Refer | ence |
| 7 to 5 | unused | Х | Unused | | | | | | |
| | | 0 | No Syster | m Reset wi | | | | | |
| 4 | SysR 1 | | | '1" triggers the logic, the in the regi | d and in | See section | on 4.2.1. | | |
| 3 to 0 | unused | Х | Unused | | | | | | |

Bit positions labelled as "X" are not implemented and will return a "0" when read.

3.3. WATCH PAGE REGISTER FUNCTION

Watch Page registers are coded in the Binary Coded Decimal (BCD) format; BCD format is used to simplify application use.

3.3.1.SECONDS, MINUTES, HOURS, DAYS, WEEKDAYS, MONTHS, YEARS REGISTER

Seconds (address 08h...bits description)

| | , | | | | | | | | | |
|---------|----------|---------|-------------------------------------------------------------------|-------|-------|-------|-------|-------|-------|--|
| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
| 08h | Seconds | Х | 40 | 20 | 10 | 8 | 4 | 2 | 1 | |
| Bit | Symbol | Value | Description | | | | | | | |
| 7 | X | - | Unused | | | | | | | |
| 6 to 0 | Seconds | 0 to 59 | to 59 This register holds the current seconds coded in BCD format | | | | | | | |

Minutes (address 09h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|----------|---------|-------------|--------------|--------------|-------------|------------|----------|-------|
| 09h | Minutes | Χ | 40 | 20 | 10 | 8 | 4 | 2 | 1 |
| Bit | Symbol | Value | Description | | | | | | |
| 7 | Χ | - | Unused | | | | | | |
| 6 to 0 | Minutes | 0 to 59 | This regis | ter holds th | ne current r | ninutes cod | led in BCD |) format | |

Hours (address 0Ah...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | |
|------------------|---------------------|----------|----------------------------|---------------|--------------|-------------|-------------|-------|-------|--|--|
| 0Ah | Hours | X | 12-24 | 20-PM | 10 | 8 | 4 | 2 | 1 | | |
| Bit | Symbol | Value | | | ı | Description | า | | | | |
| 7 | Х | - | Unused | | | | | | | | |
| 12 hour mode (Al | M/PM) | | • | | | | | | | | |
| 6 | 10.04 | 0 | Selects 24-hour mode | | | | | | | | |
| б | 12-24 | 1 | Selects 1 | 2-hour (AM | I/PM) mode |) | | | | | |
| 5 | 20-PM | 0 | Indicates | AM | | | | | | | |
| 5 | 20-PIVI | 1 | Indicates | PM | | | | | | | |
| 4 to 0 | Hours ¹⁾ | 1 to 12 | This regis | ster holds th | ne current l | nours code | d in BCD fo | ormat | | | |
| 24 hour mode | | <u> </u> | • | | | | | | | | |
| | 40.04 | 0 | Selects 24-hour mode | | | | | | | | |
| 6 | 12-24 | 1 | Selects 12-hour AM/PM mode | | | | | | | | |
| 5 to 0 | Hours ¹⁾ | 0 to 23 | This regis | ter holds th | ne current l | nours code | d in BCD fo | ormat | | | |

¹⁾ User is requested to pay attention setting valid data only.



Days (address 0Bh...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|----------|---------|--------------|---------------|--------------|------------|-----------|---------|-------|
| 0Bh | Days | Х | Х | 20 | 10 | 8 | 4 | 2 | 1 |
| | Τ | | Description. | | | | | | |
| Bit | Symbol | Value | Description | | | | | | |
| 7 to 6 | X | - | Unused | | | | | | |
| 5 to 0 | Days | 1 to 31 | This regis | ster holds th | he current o | days coded | in BCD fo | rmat 1) | |

¹⁾ The RTC compensates for leap years by adding a 29th day to February if the year counter contains a value which is exactly divisible by 4; including the year 00.

Weekdays (address 0Ch...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|------------------------|----------|--------|------------|--------------|------------|-------------|------------|------------------------|-------|
| 0Ch | Weekdays | X | Х | Х | Х | Х | 4 | 2 | 1 |
| Bit | Symbol | Value | | | ı | Description | 1 | | |
| 7 to 3 | Х | - | Unused | | | | | | |
| 2 to 0 | Weekdays | 1 to 7 | This regis | ster holds t | he current | weekdays o | oded in Bo | CD format ¹ | |
| Weekdays ¹⁾ | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Sunday | | Х | Х | Х | Х | Х | 0 | 0 | 1 |
| Monday | | Х | Х | Х | Х | Х | 0 | 1 | 0 |
| Tuesday | | X | Х | Х | Х | Х | 0 | 1 | 1 |
| Wednesday | | Х | Х | Х | Х | Х | 1 | 0 | 0 |
| Thursday | | X | Х | Х | Х | Х | 1 | 0 | 1 |
| Friday | | Х | Х | Х | Х | Х | 1 | 1 | 0 |
| Saturday | | Х | Х | Х | Х | Х | 1 | 1 | 1 |

¹⁾ These bits may be re-assigned by the user.

Months (address 0Dh...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-----------|----------|---------|---------------|--------------|--------------|-------------|-----------|-----------|-------|
| 0Dh | Months | Х | Х | Х | 10 | 8 | 4 | 2 | 1 |
| Bit | Symbol | Value | | | [| Description | 1 | | |
| 7 to 5 | Х | - | Unused | | | | | | |
| 4 to 0 | Months | 1 to 12 | This regis | ster holds t | he current r | months cod | ed in BCD | format 1) | |
| Months | | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| January | | X | Х | Х | 0 | 0 | 0 | 0 | 1 |
| February | | X | X X X 0 0 0 1 | | | | | | 0 |
| March | | X | X X X 0 0 0 1 | | | | | | 1 |
| April | | X | Х | Х | 0 | 0 | 1 | 0 | 0 |
| May | | X | Х | Х | 0 | 0 | 1 | 0 | 1 |
| June | | X | Х | Х | 0 | 0 | 1 | 1 | 0 |
| July | | Х | Х | Х | 0 | 0 | 1 | 1 | 1 |
| August | | Х | Х | Х | 0 | 1 | 0 | 0 | 0 |
| September | | X | Х | Х | 0 | 1 | 0 | 0 | 1 |
| October | | X | X X X 1 0 0 0 | | | | | | 0 |
| November | | Х | Х | Х | 1 | 0 | 0 | 0 | 1 |
| December | | X | Х | Х | 1 | 0 | 0 | 1 | 0 |

¹⁾ The RTC compensates for leap years by adding a 29th day to February if the year counter contains a value which is exactly divisible by 4; including the year 00.




Years (address 0Eh...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|----------|---------|-------------|--------------|--------------|------------|------------|------------------------|-------|
| 0Eh | Years | Х | 40 | 20 | 10 | 8 | 4 | 2 | 1 |
| | | ī | ī | | | | | | |
| Bit | Symbol | Value | Description | | | | | | |
| 7 | Х | - | Unused | | | | | | |
| 6 to 0 | Years | 0 to 79 | This regis | ter holds th | ne current y | ear 20xx c | oded in BC | D format ¹⁾ | |

¹⁾ The RTC compensates for leap years by adding a 29th day to February if the year counter contains a value which is exactly divisible by 4; including the year 00.

3.3.2.DATA FLOW OF TIME AND DATE FUNCTION





3.4. ALARM PAGE REGISTER FUNCTION

The Alarm Page registers contain alarm information. When one or more of these registers are loaded with a valid second, minute, hour, day, weekday, month or year information and its corresponding alarm enable bit (AE_x) is logic "1", then that information will be compared with the current time / date information in the Watch Page registers.

When all enabled comparisons first match (wired "AND") and the AIE Flag (bit 0 in register Control_INT) is enabled, then the AF Flag (bit 0 in register Control_INT) is set = "1" and an Interrupt signal becomes available at INT pin. Disabled Alarm registers which have their corresponding bit AE_X at logic "0" are ignored.

3.4.1.SECONDS, MINUTES, HOURS, DAYS, WEEKDAYS, MONTHS, YEARS ALARM REGISTER

Alarm Seconds (address 10h...bits description)

| marini Coccinac | (addition forming to | iooonpaion, | | | | | | | |
|-----------------|----------------------|-------------|------------------------------------------------------------------|-------------|-------|-------|-------|-------|-------|
| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 10h | Second Alarm | AE_S | 40 | 20 | 10 | 8 | 4 | 2 | 1 |
| Bit | Symbol | Value | Description | | | | | | |
| 7 | AE S | 0 | Second A | larm is dis | abled | | | | |
| 7 | AL_S | 1 | Second Alarm is enabled | | | | | | |
| 6 to 0 | Seconds Alarm | 0 to 59 | These bits hold the Second Alarm information coded in BCD format | | | | | | |

Alarm Minutes (address 11h...bits description)

| Marin Militatoo | dadicoo i iiibito acot | Ji iptioii, | | | | | | | |
|-----------------|------------------------|-------------|-------------|--------------|-------------|-------------|----------|-------------|-------|
| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 11h | Minute Alarm | AE_M | 40 | 20 | 10 | 8 | 4 | 2 | 1 |
| Bit | Symbol | Value | Description | | | | | | |
| 7 | AE M | 0 | Minute A | arm is disa | bled | | | | |
| , | AE_IVI | 1 | Minute A | arm is ena | bled | | | | |
| 6 to 0 | Minutes Alarm | 0 to 59 | These bit | s hold the l | Minute Alar | m informati | on coded | in BCD forn | nat |

Alarm Hours (address 12h...bits description)

| (0. | daroco iziiiibito a | | 1 | 1 | | 1 | 1 | | | | |
|------------------|---------------------|---------|----------------------------------------------------------------------------------------------|----------------------------|-------|-------------|------------|------------|----------|--|--|
| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | |
| 12h | Hours Alarm | AE_H | Х | 20-PM | 10 | 8 | 4 | 2 | 1 | | |
| Bit | Symbol | Value | | | | Description | n | | | | |
| 7 | ٨٦. | 0 | Hour Ala | rm is disabl | ed | | | | | | |
| / | AE_H | 1 | Hour Alarm is enabled | | | | | | | | |
| 6 | X | - | Unused | | | | | | | | |
| 12 hour mode (Al | M/PM) | | | | | | | | | | |
| 5 | 20-PM | 0 | Indicates | AM | | | | | | | |
| 5 | 20-PIVI | 1 | Indicates | PM | | | | | | | |
| 4 to 0 | Hours Alarm | 1 to 12 | | gisters hold 12 hour mo | | Alarm info | rmation co | ded in BCD |) format | | |
| 24 hour mode | | | | | | | | | | | |
| 5 to 0 | Hours Alarm | 0 to 23 | These registers hold the Hours Alarm information coded in BCD formation when in 24 hour mode | | | | | | | | |



Alarm Days (address 13h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|---------|------------|---------|-----------------------|--------------|-------------|-------------|------------|----------|-------|--|
| 13h | Days Alarm | AE_D | Х | 20 | 10 | 8 | 4 | 2 | 1 | |
| Bit | Symbol | Value | Description | | | | | | | |
| 7 | AE D | 0 | Day Alarm is disabled | | | | | | | |
| / | AE_D | 1 | Day Alarr | m is enable | ed | | | | | |
| 6 | Х | - | Unused | | | | | | | |
| 5 to 0 | Days Alarm | 1 to 31 | These re | gisters hold | d the Day A | larm inform | ation code | d in BCD | | |
| | | | | | | | | | | |

Alarm Weekdays (address 14h...bits description)

| | , | | | | | | | | | | |
|----------|---------------|--------|-----------------------------------------------------------------|------------|--------|-------|-------|-------|-------|--|--|
| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | |
| 14h | Weekday Alarm | AE_W | Х | Х | Х | Х | 4 | 2 | 1 | | |
| | | | | | | | | | | | |
| Bit | Symbol | Value | Description | | | | | | | | |
| 7 | AE W | 0 | Weekday Alarm is disabled | | | | | | | | |
| ' | AE_VV | 1 | Weekday | Alarm is e | nabled | | | | | | |
| 6 to 3 | X | - | Unused | | | | | | | | |
| 2 to 0 | Weekday Alarm | 1 to 7 | These registers hold the Weekday Alarm information coded in BCD | | | | | | | | |

Alarm Months (address 15h...bits description)

| Marin Months (a) | daress rombits descri | ption | | | | | | | | |
|------------------|-----------------------|---------|--------------------------|--------------|-----------|--------------|------------|------------|-------|--|
| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
| 15h | Months Alarm | AE_M | X | Х | 10 | 8 | 4 | 2 | 1 | |
| Bit | Symbol | Value | Description | | | | | | | |
| 7 | AE M | 0 | Months Alarm is disabled | | | | | | | |
| ' | AE_IVI | 1 | Months A | larm is ena | bled | | | | | |
| 6 to 5 | X | - | Unused | | | | | | | |
| 4 to 0 | Months Alarm | 1 to 12 | These reg | gisters hold | the Month | s Alarm info | ormation c | oded in BC | D | |

Alarm Years (address 16h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | |
|---------|------------|---------|--------------------------------------------------------------|-------------|-------|-------|-------|-------|-------|--|--|
| 16h | Year Alarm | AE_Y | 40 | 20 | 10 | 8 | 4 | 2 | 1 | | |
| Bit | Symbol | Value | Description | | | | | | | | |
| 7 | AE Y | 0 | Year Alar | m is disabl | ed | | | | | | |
| , | AC_1 | 1 | Year Alar | m is enable | ed | | | | | | |
| 6 to 0 | Year Alarm | 0 to 79 | These registers hold the Year Alarm information coded in BCD | | | | | | | | |



3.5. TIMER PAGE REGISTER FUNCTION

The Timer Page contains 2 registers forming a 16-bit count down timer value.

Countdown Timer Value (addresses 18h / 19h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|------------|----------|-----------------------------------------------------------------|-------|-------|--------------|-------|-------|-------|
| 18h | Timer Low | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| 19h | Timer High | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| Adduses | Comple at | Value | | | | Danaulustiau | _ | | |
| Address | Symbol | Value | | | ı | Description | 1 | | |
| 18h | Timer Low | 1 to 255 | These bits hold the Low Countdown Timer Value in binary format | | | | | | |
| 19h | Timer High | 0 to 255 | These bits hold the High Countdown Timer Value in binary format | | | | | | |

3.6. TEMPERATURE PAGE REGISTER FUNCTION

The Temperature Page register contains the result of the measured temperature ranging from -60°C (=0d) to +190°C (=250d) with 0°C corresponding to a content of =60d.

During read / write access, the content of the register Temperature is frozen in a cache memory to prevent faulty reading.

When the Thermometer is disabled by ThE = "0" (bit 1 in register EEPROM_Control), the register Temperature at address 20h can be externally written.

Temperature Value (address 20h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|---------|-------------|-------|-------------|-------|-------|-------------|-------|-------|-------|--|
| 20h | Temperature | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | |
| | | | 1 | | | | | | | |
| | 1 | | Description | | | | | | | |
| Address | Symbol | Value | | | [| Description | 1 | | | |

3.7. EEPROM DATA PAGE REGISTER FUNCTION

The EEPROM Data Page contains 2 non-volatile EEPROM registers for user's application.

Please see section 4.3 EEPROM MEMORX ACCESS for detailed instructions how to handle EEPROM read / write access.

User EEPROM Data Registers (addresses 28h / 29h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-------------|----------|-----------------------------|-------|-------|--------------|-------|-------|-------|
| 28h | EEPROM User | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| 29h | EEPROM User | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| Address | Symbol | Value | Description | | | | | | |
| Addiess | Оуппрог | Value | | | | ocaci iptioi | 1 | | |
| 28h | EEPROM User | 0 to 255 | FERROM Have Rate (O.B. tax) | | | | | | |
| 29h | EEPROM User | 0 to 255 | EEPROM User Data (2 Bytes) | | | | | | |



3.8. EEPROM CONTROL PAGE REGISTER FUNCTION

The EEPROM Control Page contains 4 non-volatile EEPROM registers.

With Register EEPROM Control, the settings for Trickle-Charger (bit 7-4), the CLKOUT frequency (bit 3&2) and the Thermometer (bit 1&0) can be controlled.

The registers XTAL Offset, XTAL Coef and XTAL T0 contain the factory calibrated, individual crystal parameters to compensate the frequency deviation over the temperature range.

Please see section 4.3 EEPROM MEMORY ACCESS for detailed instructions how to handle EEPROM read / write access.

3.8.1.EEPROM CONTROL (address 30h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|---------|----------------|----------|-----------|-------------------|--------------|------------------|------------|-----------|----------|--|
| 30h | EEPROM Control | R80k | R20k | R5k | R1k | FD1 | FD0 | ThE | ThP | |
| Bit | Symbol | Value | | ı | Description | 1 | | Refe | rence | |
| 7 | R80k | 0 | Disables | 80 kΩ trick | le charge r | esistor | | | | |
| , | Rook | 1 | Enables 8 | 80 kΩ trick | | | | | | |
| 6 | R20k | 0 | Disables | 20 kΩ trick | | | | | | |
| 0 | KZUK | 1 | Enables 2 | 20 kΩ trick | | Son socti | on 4.1 | | | |
| 5 | R5k | 0 | Disables | 5 kΩ trickle | | See section 4.1. | | | | |
| 5 | RSK | 1 | Enables : | 5 kΩ trickle | charge res | sistor | |] | | |
| 4 | R1k | 0 | Disables | 1.5 kΩ tric | kle charge | resistor | | | | |
| 4 | KIK | 1 | Enables | 1.5 kΩ trick | de charge r | esistor | | | | |
| 3 | FD1 | 00 01 | Sologte C | lock From | iency at CL | KOLIT nin | | See secti | on 4.0 | |
| 2 | FD0 | 10 11 | Jelecis C | лоск г течс | iericy at OL | ikoo i piii | | 366 3661 | 011 4.9. | |
| 1 | ThE | 0 | Disables | Thermome | | See secti | on 5 2 1 | | | |
| ı | THE | 1 | Enables | Thermome | | See Secil | 011 5.2.1. | | | |
| 0 | ThP | 0 | Set Temp | erature So | econd | See secti | on 5 2 1 | | | |
| U | 1111 | 1 | Set Temp | See section 5.2.1 | 011 0.2.1. | | | | | |

3.8.2.XTAL OFFSET (address 31h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|----------|---------------------------|----------|-------------------------------------|---------------|-------------|-------------|---------------------|-------------|-----------|--|
| 31h | XTAL Offset | sign | 64 | 32 | 16 | 8 | 4 | 2 | 1 | |
| | | | | | | | | | | |
| Bit | Symbol | Value | Description Reference | | | | | | | |
| 7 | Sign | 0 | - Deviatio | n (slower) | of 32.768kl | Hz frequenc | cy at T₀ | | | |
| ' | Sign | 1 | + Deviation | on (faster) o | of 32.768kH | Iz frequenc | y at T ₀ | See section | on 5.2.2. | |
| 6 to 0 | XTAL Offset ¹⁾ | 0 to 121 | Frequency Offset Compensation value | | | | | | | |

¹⁾ The XTAL Offset register value is factory programmed according to the crystal's initial frequency-tolerance. For best time-accuracy, the content of this register must not be changed by the user.

3.8.3.XTAL TEMPERATUR COEFFICIENT (address 32h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-------------------------|----------|---------------------------------------------------------------------|-------|-------------|-------|-------|-------|-----------|
| 32h | XTAL Coef | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| D'i | 0 | V-1 | | | | | | D-(| |
| Bit | Symbol | Value | | L | Description |) | | Refer | ence |
| 7 to 0 | XTAL Coef ¹⁾ | 0 to 255 | Quadratic Coefficient of XTAL's Temperature Drift See section 5.2.2 | | | | | | on 5.2.2. |

¹⁾ The XTAL Coef register value is factory programmed according to the crystal parameters over temperature. For best time-accuracy, the content of this register must not be changed by the user.



3.8.4.XTAL TURNOVER TEMPERATUR COEFFICIENT T0 (address 33h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-----------------------|---------|------------------------------------------------------|-------|-------------|-------|-------|-------|-------|
| 33h | XTAL T0 | Х | Х | 32 | 16 | 8 | 4 | 2 | 1 |
| | | | | | | | | | |
| Bit | Symbol | Value | | | Description | 1 | | Refer | rence |
| 7 to 6 | х | - | Unused | | | | | | |
| 5 to 0 | XTAL T0 ¹⁾ | 4 to 67 | XTAL's Turnover Temperature in °C See section 5.2.2. | | | | | | |

¹⁾ The XTAL T0 register value is factory programmed according to the crystal parameters over temperature. For best time-accuracy, the content of this register must not be changed by the user.

3.9. RAM DATA PAGE REGISTER FUNCTION

The RAM Data Page contains 8 RAM registers for user's application.

User RAM Data Registers (addresses 38h to 3Fh...bits description)

| | , , | | | | | | | | | |
|---------|----------|----------|-------------------------|-------|-------|-------|-------|-------|-------|--|
| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
| 38h | RAM User | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | |
| | | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | |
| 3Fh | RAM User | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | |
| Address | Symbol | Value | Description | | | | | | | |
| 38h | RAM User | 0 to 255 | | | | | | | | |
| | | | RAM User Data (8 Bytes) | | | | | | | |
| 3Fh | RAM User | 0 to 255 | | | | | | | | |

19

420010-D01, 2.0



4. DETAILED FUNCTIONAL DESCRIPTION

4.1. POWER-UP, POWER MANAGEMENT AND BATTERY SWITCHOVER


The RV-3029 has two power supply pins:

V_{DD} the main power supply input pin
 V_{BACKUP} the backup battery input pin

The RV-3029 has multiple power management function implemented:

- Automatic switchover function between main power supply and backup supply voltage. The higher supply voltage is selected automatically, with a switchover hysteresis of 20mV
- Low supply voltage detection V_{LOW1} and V_{LOW2} with the possibility to generate an $\overline{\text{INT}}$ if the corresponding control bits are enabled
- Functions requiring a minimum supply voltage are automatically disabled if low supply voltage is detected
- Interface and CLKOUT are automatically disabled when the device operates in backup supply mode
- Programmable trickle charge circuitry to charge backup battery or supercap

Backup Switchover Circuitry Disables non-used Functions



- Trickle charge circuitry is enabled by software when selecting trickle-charge resistors. When back-up supply switchover-circuitry switches to the backup supply voltage, trickle charge function is disabled.
- The implemented backup switchover circuitry continuously compares V_{DD} and V_{BACKUP} voltages and connects the higher of them to the internal supply voltage V_{INT}.

 The switchover hysteresis from V_{DD} to V_{BACKUP} and vice versa is typically 20mV.
- When the device is operating at the V_{BACKUP} supply voltage, non-used RTC functions are disabled to ensure optimized power consumption:

I2C interface Disabled when operating in V_{BACKUP} mode
 CLKOUT Disabled when operating in V_{BACKUP} mode
 INT Enabled even when operating in V_{BACKUP} mode
 Trickle Charge Disabled when operating in V_{BACKUP} mode



4.1.1.POWER UP SEQUENCE

The device can be either powered up from main supply V_{DD} or from backup supply V_{BACKUP}.

During power-up, the chip is executing the following power-up procedure:

- The implemented battery switchover circuitry compares V_{DD} and V_{BACKUP} voltages and connects the higher of them to supply the chip
- At power-up, the chip is kept in Reset state until the supply voltage reaches an internal threshold level.
 Once the supply voltage is higher than this threshold level, a Reset is executed and registers are loaded with the Register Reset Values described in section 4.2.2. REGISTER RESET VALUES
- After the Reset is executed and registers are loaded with the Register Reset Values, "PON" is set = "1" (bit 5 in Register Control-Status), it needs to be cleared by writing = "0"
- Once the supply voltage reaches the oscillator start-up voltage, the oscillator-circuitry starts the 32.768 kHz "tuning-fork" Crystal typically within 500 ms
- Once the 32.768 kHz clocks are present, the Voltage Detector starts in fast mode to monitor the supply voltage, the accelerated scanning of the supply voltage will slightly increase the current consumption.
- When a supply voltage >V_{Low2} is detected, the fast mode voltage detection is stopped, and the EEPROM read is enabled
- Configuration registers are loaded with the configuration data read from the EEPROM Control Page and the bits V_{Low1} and V_{Low2} are reset = "0"
- If the Thermometer is enabled by "ThE" = "1" (bit 1 in register EEPROM_Control), the temperature is measured and the frequency compensation value for time correction is calculated
- The RV-3029 becomes fully functional; the correct Time / Date information needs to be loaded into the corresponding registers and bit 5 "PON" in Register Control-Status needs to be cleared by writing "0"

Note 1:

During power up, the Low Voltage Detection is monitoring the supply voltage at an accelerated scan rate increasing the current consumption of the device.

Once power supply voltage exceed V_{Low2} threshold, the flags V_{Low1} and V_{Low2} are cleared and the scan rate for the low voltage detection is set to 1 second to ensure optimized power consumption.

Note 2:

Please not the different meaning of the "PON"; "V_{Low1}" and "V_{Low2}" Flags:

PON

"PON" Flag is set after Power-Up Reset is executed

• Indicating that time & date information are corrupted

V_{Low1}

V_{Low1} Flag is set when supply voltage drops below V_{Low1} threshold


• Indicating that the Thermometer might have been disabled due to low supply voltage and the temperature compensation was operating for a while with the last temperature reading causing bigger time-deviation

V_{Low2}

V_{Low2} Flag is set when supply voltage drops below V_{Low2} threshold

 Indicating a risk that the 32.768kHz might have stopped due to low supply voltage and that the time & date information might be corrupted






4.1.2.SUPPLY VOLTAGE OPERATING RANGE AND LOW VOLTAGE DETECTION


The RV-3029 has built-in low supply voltage detection which periodically monitors supply voltage levels vs. V_{LOW1} and V_{LOW2} thresholds.

If low supply voltage is detected, the corresponding flags V_{LOW1} and V_{LOW2} are set = "1". Device functions critical to low supply voltage are disabled.

During power up, the Low Voltage Detection is monitoring the supply voltage at an accelerated scan rate. If power supply voltage exceed V_{LOW2} threshold, the flags V_{LOW1} and V_{LOW2} are cleared and the scan rate for the low voltage detection is set to 1 second.







At first power-up, the supply voltage has to exceed V_{LOW1} threshold to enable and correctly setup all function of the device.

Timekeeping Function:

Keeping track of Time & Date depends on the 32.768 kHz oscillator operates safely over the specified temperature range. Timekeeping function is guaranteed for a supply voltage down to V_{LOW2} threshold, below this voltage the 32.768 kHz oscillator may stop and the time & date information might be corrupted.

Temperature Compensation:

The Frequency Compensation Unit "FCU" operates with supply voltages down to V_{LOW2} threshold. The Thermometer requires a supply voltage of $\geq V_{LOW1}$ threshold. Supply voltages below V_{LOW1} threshold will automatically disable the Thermometer; the last correct temperature reading is frozen in the register "Temperature". The Frequency Compensation Unit continues to operate with the last temperature-reading down to a supply voltage $\geq V_{LOW1}$ threshold.

I²C interface:

The I²C interface operates with max. SCL clock rate down to a supply voltage of \geq V_{LOW1} threshold. Between V_{LOW1} and V_{LOW2} threshold, the interface still operates at reduced SCL clock rate.

EEPROM read / write access:

EEPROM read access is possible down to a supply voltage of $\geq V_{LOW2}$ threshold. EEPROM write cycle requires a minimum supply voltage of $\geq V_{PROG}$ of 2.2V.



4.2. RESET

A Reset can be initiated by 3 different ways:

- Power On Reset (automatically initiated at power-up)
- Software Reset (can be initiated by software)
- Self-Recovery System Reset (automatically initiated if enabled by Software and possible deadlock is detected)

4.2.1.POWER-UP RESET. SYSTEM RESET AND SELF-RECOVERY RESET

Power On Reset:

A Reset is automatically generated at Power On. After Power On Reset has been executed, bit 5 "PON" in Register Control_Status is set = "1", it needs to be cleared by writing = "0".

System Reset:

A Software Reset can be initiated when the System-Reset command "SysR" is set ="1" (bit 4 in Register Control_Reset). If a System-Reset is executed, the "SR" Flag (bit 4 in Register Control_Status) is set = "1", needs to be cleared by writing = "0".

It is generally recommended to make a System Reset by Software after power-up.

Note:

Please consider the Register Reset Values shown in section 4.2.2. After a Reset has been executed, Self-Recovery System "SROn" (bit 4 in Register Control_1) is set = "1" and Self-Recovery INT Enable "SRIE" (bit 4 in Register Control_INT) is set = "0".

Self-Recovery System Reset:

A Self-Recovery System Reset will be automatically initiated when the Self-Recovery function is enabled by bit 4 "SROn" in Register Control_1 is set "1" and internally a possible deadlock-state is detected. If a Self-Recovery System Reset is executed, the bit 4 "SR" in Register Control_Status is set "1" and need to be cleared by writing "0". After a Self-Recovery System Reset is executed and Register Reset Values were written, bit 4 "SRF" in Register Control_INT Flag is set "1" and needs to be cleared by writing "0".

In case of a Self Recovery System Reset is executed, an Interrupt is available if Self-Recovery-INT function is Enabled by bit 4 "SRIE" in Register Control_INT is set "1".

The purpose of the Self Recovery function is to generate an internal System Reset in case the on-chip state machine goes into a deadlock. The function is based on an internal counter that is periodically reset by the control logic. If the counter is not reset on time, a possible deadlock is detected and a System Reset will be triggered. The System Reset is executed latest after 2 temperature- or voltage-monitoring periods defined in Thermometer Period bit 0 "ThP" in Register EEPROM Control, i.e. latest after 2 or 32 seconds.

Note:

Please consider the Register Reset Values shown in section 4.2.2. After a Reset has been executed, Self-Recovery System bit 4 "SROn" in Register Control_1 = "1" and Self-Recovery INT Enable "SRIE" in Register Control_INT = "0".



4.2.2.REGISTER RESET VALUES

| Addre | ss | | | | | | | | | | |
|---------------------------|-----------|------|------------------|--------|-----------|------------|-------------|------------|----------|-------|-------|
| Page | Address | | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| Bit 7 - 3 | Bit 2 - 0 | Hex | | | | | | | | | |
| Control page | 000 | 00h | Control_1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| | 001 | 01h | Control INT | - | - | - | 0 | 0 | 0 | 0 | 0 |
| 00000 | 010 | 02h | Control_INT Flag | - | - | - | 0 1) | 0 | 0 | 0 | 0 |
| 00000 | 011 | 03h | Control_Status | EEbusy | Х | 0 2) | 0 3) | Х | Х | Х | Х |
| | 100 | 04h | Control_Reset | - | - | - | 0 | - | - | - | - |
| Clock page | 000 | 08h | Seconds | _ | Х | Х | Х | Х | Х | Х | Х |
| Clock page | 001 | 09h | Minutes | - | Х | Х | Х | Х | Х | Х | Х |
| | 010 | 0Ah | Hours | - | Х | Х | Х | Х | Х | Х | Х |
| 00001 | 011 | 0Bh | Days | - | - | Х | Х | Х | Х | Х | Х |
| 00001 | 100 | 0Ch | Weekdays | - | - | - | - | - | Х | Х | Х |
| | 101 | 0Dh | Months | - | - | - | Х | Х | Х | Х | Х |
| | 110 | 0Eh | Years | - | Χ | Х | Х | Х | Х | Х | Χ |
| | 000 | 10h | Second Alarm | AE S | Х | Х | Х | Х | Х | Х | Х |
| Alarm page | 001 | 11h | Minute Alarm | AE_M | X | X | X | X | X | X | X |
| | 010 | 12h | Hour Alarm | AE H | X | X | X | X | X | X | X |
| | 011 | 13h | Days Alarm | AE D | - | X | X | X | X | X | X |
| 00010 | 100 | 14h | Weekday Alarm | AE_W | - | - | - | - | X | X | X |
| | 101 | 15h | Months Alarm | AE_M | - | _ | Х | Х | X | X | X |
| | 110 | 16h | Year Alarm | AE_Y | Х | Х | X | X | X | X | X |
| Timer page | 000 | 18h | Timer Low | | V | | | | V | | Х |
| 00011 | 000 | _ | | X | X | X | X | X | X | X | |
| | 001 | 19h | Timer High | X | Х | X | X | X | Х | X | X |
| Temperature page 00100 | 000 | 20h | Temperature | Х | Х | Х | Х | Х | Х | Х | Х |
| EEPROM User | 000 | 28h | EEPROM User | | | | | | | | |
| 00101 | 001 | 29h | EEPROM User | | | 2 bytes | of EEPR | OM for u | ser data | | |
| EEPROM Control page | 000 | 30h | EEPROM Contr. | 0 4) | 0 4) | 0 4) | 0 4) | 0 4) | 0 4) | 1 4) | 0 4) |
| 00440 | 001 | 31h | Xtal Offset | Factor | y setting | : Xtal fre | quency | deviatio | า | I | |
| 00110 | 010 | 32h | Xtal Coef | | | : Xtal ter | <u> </u> | | | | |
| | 011 | 33h | Xtal T0 | - | - | | • | : Xtal T0 | | ature | |
| RAM page | 000 | 38h | | | | | | | | | |
| italii page | : | 3011 | Lloor DAM | | | 0 h. 4. | oo of D ^ 1 | A for use | r doto | | |
| 00111 | 111 | | User RAM | | | o byte | es or KAI | of for use | uala | | |
| | 111 | 3Fh | | | | | | | | | |

bits labelled as – are not implemented.
 X bits labelled as X are undefined at power-up and unchanged by subsequent resets.
 SRF flag (bit 4 in register Control_INT Flag) will be set = "1" after a Self Recovery System Reset was executed.
 PON flag (bit 5 in register Control_Status) will be set = "1" after a Power On Reset was executed.
 SR flag (bit 4 in register Control_Status) will be set = "1" after a System or Self recovery Reset was executed.
 EEPROM Control default data are set by factory; data might be reprogrammed by customer and will remain unchanged during power down or any Power executed. any Reset executed.



After Reset, the following mode is entered:

- CLKOUT is selected at CLKOUT pin, default frequency is 32.768 kHz defined in register EEPROM Control
- Timer and Timer Auto-Reload mode are disabled; Timer Source Clock frequency is set to 32Hz
- Self Recovery function is enabled
- Automatic EÉPROM Refresh every hour is enabled
- 24 hour mode is selected, no Alarm is set
- All Interrupts are disabled
- At Power-On Reset, "PON" Flag is set = "1" and has to be cleared by writing = "0"
- At Self-Recovery Reset or System Reset, "SR" Flag is set = "1" and has to be cleared by writing = "0".




4.3. EEPROM MEMORY ACCESS

The EEPROM Memory has a built-in automatic EEPROM Refresh function, controlled by "EERE" (bit 3 in register Control_1). If enabled, this function automatically refreshes the content of the EEPROM Memory Pages once an hour.

The "EEbusy" will be set = "1" (bit 7 in register Control_Status) if the EEPROM Memory Pages are busy due to write or automatic refresh cycle is in progress. "EEbusy" goes = "0" when writing is finished, EEPROM Memory Pages shall only be accessed when not busy, i.e. when "EEbusy" = "0".

A special EEPROM access procedure is required preventing access collision between the internal automatic EEPROM refresh cycle and external read / write access through interface.

- Set "EERE" = "0" Automatic EEPROM Refresh needs to be disabled before EEPROM access.
- Check for "EEbusy" = "0" Access EEPROM only if not busy
- Set "EERE" = "1" It is recommended to enable Automatic EEPROM Refresh at the end of read / write access
- Write EEPROM Allow 10ms wait-time after each written EEPROM register before checking for EEbusy = "0" to allow internal data transfer



Note:

A minimum power supply voltage of $V_{PROG} = 2.2V$ is required during the whole EEPROM write procedure; i.e. until "EEbusy" = "0".



4.4. TIMER FUNCTION

The RV-3029 offers different Alarm and Timer functions which allow simply generating highly versatile timing-functions.

The Countdown Timer is controlled by the register Control_1. Bit 1 "TE" enables the Timer function; bits 5 & 6 "TD0" and "TD1" determine one of 4 Timer Source Clock frequencies (32 Hz, 8 Hz, 1 Hz, or 0.5Hz).

The Timer counts down from a software-loaded 16-bit binary value ,n', "Timer Low" (bit 0-7 at address 18h) and "Timer High" (bit 0-7 at address 19h). Values, n' from 1 to 65536 are valid; loading the counter with ,n' = "0" effectively stops the timer. The end of every Timer countdown is achieved when the Timer Counter value ,n' reaches = "0".

Countdown Timer can be set in Automatic Reload mode by "TAR" = "1" (bit 2 of register Control_1), the counter automatically re-loads Timer countdown value, n' and starts the next Timer period. Automatic reload of the countdown value ,n' requires 1 additional timer source clock. This additional timer source clock has no effect on the first Timer period, but it has to be taken into account since it results in a Timer duration of ,n+1' for subsequent timer periods.

The generation of Interrupts from the Countdown Timer function is enabled by "TIE" = "1" (bit 1 in register Control_INT). If Timer Interrupt is enabled by "TIE" = "1", the Timer Flag "TF" (bit 1 in register Control_INT Flag) will be set = "1" at the end of every Timer countdown. The Interrupt signal INT follows the condition of Timer Flag "TF" (bit 1 in register Control_INT Flag), the INT signal can be cleared by clearing the "TF" = "0".

Control of the Countdown Timer Functions (address 00h...bits description)

| , , , , , , , , , , , , , , , , , , , | oodiitaowii iiiiioi i | anonono (aaa | . 000 0011 | into of the countdown filler i unctions (address commistis description) | | | | | | | | | | |
|---------------------------------------|-----------------------|--------------|--------------------------|-------------------------------------------------------------------------|-------------|------------|-------|-------|-------|--|--|--|--|--|
| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | | | | |
| 00h | Control_1 | Clk/Int | TD1 | TD0 | SROn | EERE | TAR | TE | WE | | | | | |
| Bit | Symbol | Value | | | | | | | | | | | | |
| 6 | TD1 | 00 | Timer So | Timer Source Clock Frequency: 32 Hz | | | | | | | | | | |
| 0 | וטו | 01 | Timer So | urce Clock | Frequency | : 8 Hz | | | | | | | | |
| 5 | TD0 | 10 | Timer So | urce Clock | Frequency | : 1 Hz | | | | | | | | |
| 5 | 100 | 11 | Timer So | urce Clock | Frequency | : 0.5 Hz | | | | | | | | |
| 2 | TAR | 0 | Disables | Countdown | n Timer Aut | o-Reload n | node | | | | | | | |
| 2 | IAK | 1 | Enables (| Countdown | Timer Aut | o-Reload m | ode | | | | | | | |
| 1 | TE | 0 | Disables Countdown Timer | | | | | | | | | | | |
| 1 | ''- | 1 | Enables Countdown Timer | | | | | | | | | | | |

The Timer Source Clock Frequency "TD0" & "TD1" and the Timer Auto Reload mode "TAR" can only be written when the Timer is stopped by "TE" = "0" (bit 1 in register Control_1).

The Countdown Timer values in "Timer Low" and "Timer High" can only be written when the Timer is stopped by "TE" = "0" and Timer Auto Reload mode is disabled "TAR" = "0".

Register Countdown Timer (addresses 18h / 19h...bits description)


Register 18h is loaded with the low byte of the 16-bit Countdown Timer value ,n' Register 19h is loaded with the high byte of the 16-bit Countdown Timer value ,n'

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | | | | |
|---------|------------|---------|-------|----------|------------|----------|------------|-------|-------|--|--|--|--|--|
| 18h | Timer Low | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | | | | | |
| 19h | Timer High | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | | | | | |
| Bit | Symbol | Va | lue | | | Doser | ription | | | | | | | |
| БІІ | Зушьог | Val | iue | | | Desci | iption | | | | | | | |
| 18h | Timer Low | xx01 to | xxFF | Countdow | | | | | | | | | | |
| 19h | Timer High | | | Countdow | n period = | Source C | lock Frequ | | | | | | | |



Example Countdown Timer function with Timer in Auto Reload mode

In this example, the Countdown Timer is set to Automatic Reload Mode, the Countdown Timer value is set = "3". Automatic reload of the countdown value ,n' requires 1 additional Timer Source Clock. This additional timer source clock has no effect on the first Timer period but it has to be taken into account since it results in a Timer duration of ,n+1' for subsequent timer periods. The Interrupt signal ($\overline{\text{INT}}$) is cleared by clearing the Timer Flag "TF" = "0".



Timer Source Clock Frequency TD0 / TD1 can only be modified when Timer is disabled "TE" = "0" Countdown Timer value ,n' in "Timer Low" and "Timer High" only can be modified when Timer "TE" = "0" and Timer Auto Reload "TAR" = "0" are both disabled.

2 Duration of first Timer Period = $\frac{n}{\text{Source Clock Frequency}}$

The additional timer source clock for automatic reload of the countdown Timer value ,n' has no effect on the first Timer Period.

Timer Automatic Reload mode "TAR" requires one Timer Source Clock period for automatic reload of the Countdown Timer value ,n'.

To reset Interrupt signal (\overline{INT}), Timer Flag "TF" has to be cleared by writing = "0".

When Countdown Timer is in automatic reload mode, one additional timer source clock has to be taken into account since it results in a Timer duration of ,n+1' for subsequent timer periods.



4.4.1.TIMER INTERRUT

The generation of Interrupts from the Countdown Timer function is enabled by "TIE" = "1" (bit 1 in register Control_INT). If Timer Interrupt is enabled by "TIE" = "1", the Timer Flag "TF" (bit 1 in register Control_INT Flag) will be set = "1" at the end of every Timer countdown.

The Interrupt signal $\overline{\text{INT}}$ follows the condition of Timer Flag "TF" (bit 1 in register Control_INT Flag), the Timer Flag "TF" and the Interrupt signal ($\overline{\text{INT}}$) remain set until cleared by software writing "TF" = "0".

Timer Interrupt Control (addresses 01h / 02h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | |
|---------|------------------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------|-------|-------|-------|-------|-------|-------|--|--|
| 01h | Control_INT | Х | Х | Х | SRIE | V2IE | V1IE | TIE | AIE | | |
| bit 1 | TIE | 0 | 0 TF is disabled, no Timer Interrupt generated TF is enabled, Timer Interrupt generated when Countdown Timer value reaches zero and TF is set "1" | | | | | | | | |
| 02h | Control_INT Flag | Х | Х | Х | SRF | V2IF | V1IF | TF | AF | | |
| bit 1 | TF | 0 | No Timer Interrupt generated Timer Flag is set "1" when TIE is enabled and Countdown Timer value | | | | | | | | |
| | | ' | reaches zero, TF needs to be cleared to clear INT | | | | | | | | |

Bit positions labelled as "X" are not implemented and will return a "0" when read.




4.5. ALARM FUNCTION

Every Alarm Register in Alarm Page can be individually enabled by setting bit 7 (AE_x) = "1". Disabled alarm registers which have their bit " AE_x " at logic = "0" are ignored.

When one or more of these registers are loaded with a valid second, minute, hour, day, weekday, month or year information and its corresponding alarm enable bit (AE_x) is logic = "1", then that information will be compared with the current time / date information in Watch Page registers.

Alarm function Blockdiagram





4.5.1.ALARM INTERRUPT

The generation of Interrupts from the Alarm function is enabled by "AIE" = "1" (bit 0 in register Control_INT).

When all enabled Alarm comparisons first match (wired "AND") and the Alarm Interrupt is enabled by, the Alarm Flag "AF" (bit 0 in Register Control_INT Flag) is set to logic = "1". The Interrupt signal (\overline{INT}) follows the condition of "AF".

The Interrupt signal $\overline{\text{INT}}$ follows the condition of Alarm Flag "AF" (bit 0 in register Control_INT Flag), The Alarm Flag "AF" and the Interrupt signal ($\overline{\text{INT}}$) remain set until cleared by software writing "AF" = "0".

Once bit "AF" has been cleared, it will only be set again when the time increments and matches the alarm condition once more.


Alarm Interrupt Control (addresses 01h / 02h...bits description)

| Alarm Interrupt Control (addresses of 117 oznbits description) | | | | | | | | | | | |
|----------------------------------------------------------------|------------------|-------|-----------------------------------------------------------------------------------------------------------|-------|-------|-------|-------|-------|-------|--|--|
| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | |
| 01h | Control_INT | Х | Х | Х | SRIE | V2IE | V1IE | TIE | AIE | | |
| | AIE | 0 | AF is disabled, no Alarm Interrupt generated | | | | | | | | |
| 0 | | 1 | AF is enabled, AF is set "1" and Alarm Interrupt generated when all enabled Alarm comparisons first match | | | | | | | | |
| | | | | | | | | | | | |
| 02h | Control_INT Flag | X | Х | X | SRF | V2IF | V1IF | TF | AF | | |
| | AF | 0 | No Alarm Interrupt generated | | | | | | | | |
| 0 | | 1 | Alarm Flag is set "1" when all enabled Alarm comparisons first mat | | | | | | | | |
| | | ' | needs to be cleared to clear INT | | | | | | | | |

Bit positions labelled as "X" are not implemented and will return a "0" when read.

Example for Alarm Flag and Alarm INT

Example where "Minute Alarm" is enabled and set to 45 and no other Alarm is enabled. If bit AIE is enabled, the $\overline{\text{INT}}$ pin follows the condition of bit 0 "AF" in register Control_INT Flag at address 02h.





4.6. INTERRUPT OUTPUT INT

An active LOW Interrupt signal is available at INT pin.

The $\overline{\rm INT}$ is an open-drain output and requires a pull-up resistor to V_{DD} .

Interrupts may be sourced from five places:

- Alarm function
- Countdown Timer function
- V_{LOW1} detection
- V_{LOW2} detection
- System Reset function

All Interrupt signals follow the condition of their corresponding flags in the bits 0 to 4 of register Control_INT Flag at address 02h.

Alarm Interrupt:

Generation of Interrupts from the Alarm function is enabled via "AIE" = "1" (bit 0 in register Control_INT). If "AIE" is enabled, the $\overline{\text{INT}}$ pin follows the condition of Flag "AF" (bit 0 in register Control_INT Flag). To clear Interrupt signal ($\overline{\text{INT}}$), the corresponding flag "AF" needs to be cleared by writing = "0", clearing "AF" will immediately clear $\overline{\text{INT}}$.

Timer Interrupt:

Generation of Interrupts from the Countdown Timer is enabled via "TIE" = "1" (bit 1 in register Control_INT). If "TIE" is enabled, the $\overline{\text{INT}}$ pin follows the condition of Flag "TF" (bit 1 in register Control_INT Flag). To clear Interrupt signal ($\overline{\text{INT}}$), the corresponding flag "TF" needs to be cleared by writing = "0", clearing "TF" will immediately clear $\overline{\text{INT}}$.

V_{LOW1} Interrupt:

Generation of Interrupts from the Voltage Low 1 detection is enabled via "V1IE" = "1" (bit 2 in register Control_INT). If "V1IE" is enabled, the $\overline{\text{INT}}$ pin follows the condition of Flag "V1IF" (bit 2 in register Control_INT Flag). To clear Interrupt signal ($\overline{\text{INT}}$), both corresponding flags "V1IF" (bit 2 in register Control_INT Flag) and "V1F" (bit 2 in register Control_Status) need to be cleared by writing = "0".

V_{LOW2} Interrupt:

Generation of Interrupts from the Voltage Low 2 detection is enabled via "V2IE" = "1" (bit 3 in register Control_INT). If "V2IE" is enabled, the $\overline{\text{INT}}$ pin follows the condition of Flag "V2IF" (bit 3 in register Control_INT Flag). To clear Interrupt signal ($\overline{\text{INT}}$), both corresponding flags "V2IF" (bit 3 in register Control_INT Flag) and "V2F" (bit 3 in register Control_Status) need to be cleared by writing = "0".

System Reset Interrupt:

Generation of Interrupts from the System Reset function is enabled via "SRIE" = "1" (bit 4 in register Control_INT). If "SRIE" is enabled, the $\overline{\text{INT}}$ pin follows the condition of Flag "SRF" (bit 4 in register Control_INT Flag). To clear Interrupt signal ($\overline{\text{INT}}$), both corresponding flags "SRF" (bit 4 in register Control_INT Flag) and "SR" (bit 4 in register Control_Status) need to be cleared by writing = "0".



4.7. WATCH ENABLE FUNCTION

The function Watch Enable function "WE" (bit 0 in register Control_1) enables / disables the 1 Hz clock for the watch function. After power-up reset, the bit "WE" is automatically set = "1" and the 1 Hz clock is enabled. Setting "WE" = "0" stops the watch-function and the time circuits can be set and will not increment until the stop is released. Setting "WE" = "1" allows for accurate start of the time circuits triggered by an external event.

"WE" will not affect the clock outputs at CLKOUT.

4.8. SELF-RECOVERY SYSTEM

The purpose of the Self-Recovery System is to automatically generate an internal Reset in case the on-chip state machine goes into a deadlock. A possible source for such a deadlock could be disturbed electrical environment like EMC problem, disturbed power supply or any kind of communication issues on the I²C interface.

The function of the Self-Recovery System is based on internal counter that is periodically reset by the Control Logic. If the counter is not reset in time, a Self-Recovery Reset will be executed, at the latest after 2 thermometer scanning interval periods, i.e. 2 or 32 seconds.

The Self-Recovery System is enabled / disabled by "SROn" (bit 4 in register Control_1), it is automatically enabled "SROn" = "1" after power-up by the register reset values, see section 4.2.2. REGISTER RESET VALUES. Thermometer scanning interval is defined with "ThP" (bit 0 in register EEPROM_Control).

Generation of Interrupts from the System Reset function is enabled via "SRIE" = "1" (bit 4 in register Control_INT). If "SRIE" is enabled, the $\overline{\rm INT}$ follows the condition of Flag "SRF" (bit 4 in register Control_INT Flag). To clear Interrupt signal ($\overline{\rm INT}$), both corresponding flags "SRF" (bit 4 in register Control_INT Flag) and "SR" (bit 4 in register Control_Status) need to be cleared by writing = "0".

During Self-Recovery or System Reset, the internal logic is reset and registers are loaded with the Register Reset Values shown in section 4.2.2., Watch / Alarm and Timer information are not affected.

After Self-Recovery Reset, "SRF" is set = "1" (bit 4 in Register Control_INT Flag), indicating that an automatic Self-Recovery System Reset has been executed.



4.9. CLOCK OUTPUT CLKOUT

The internal reference frequency is generated by the oscillator-circuitry operating a 32.768 kHz "Tuning-Fork" Quartz Crystal.

A programmable square wave is available at CLKOUT pin. Frequencies of 32.768 kHz, 1024 Hz, 32 Hz or 1 Hz can be generated for use as a system clock, microcontroller clock, input to a charge pump or for test purposes.

The duty cycle of the selected clock is not controlled. However, due to the nature of the clock generation, all frequencies will be 50:50 except the 32.768 kHz.

The frequency 32.768 kHz is clocked directly from the oscillator-circuitry, as a consequence of that, this frequency does not contain frequency compensation clock pulses. The frequencies 1024 / 32 / 1 Hz are clocked from the prescaler and contain frequency compensation clock pulses.

Operation is controlled by the bits "FD1" / "FD0" (bit 2 & 3 in the register EEPROM Control).

If "Clk/Int" is = "1" (bit 7 in register Control_1), CLKOUT pin becomes a push-pull CLKOUT output and can be enabled / disabled with the CLKOE pin. When disabled with CLKOE pin = "low", the CLKOUT output is pulled low.

Register EEPROM Control FD0 / FD1 CLKOUT Frequency Selection (address 30Eh...bits description)

| Address | Function | Function | | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|------------|----------|------------------|-------|------------------------|-------|--------------------------------------------------------------------------|-------|-------|-------|
| 30h | EEPROM Cor | ntrol | R80k | R20k | R5k | R1k | FD1 | FD0 | ThE | 1 |
| D'' | 3 | 2 | CLKOUT Frequency | | Typ. Duty Cycle | | Remarks | | | |
| Bit | FD1 | FD0 | [Hz] | | % ¹⁾ | | | | | |
| | 0 | 0 | 32768 | | 40:60 to 60:40 | | Directly from 32.768kHz oscillator circuitry, without freq. compensation | | | |
| 3 to 2 | 0 | 1 | 1024 | | 50:50 | | With frequency compensation | | | |
| 0.10 _ | 1 | 0 | 32 | | 50:50 | | With frequency compensation | | | |
| | 1 | 1 | 1 | | 50:50 | | With frequency compensation | | | |

¹⁾ Duty cycle definition: % HIGH-level time : % LOW-level time



5. COMPENSATION OF FREQUENCY DEVIATION AND FREQUENCY DRIFT vs. TEMPERATURE

There is a Thermometer and a Frequency Compensation Unit "FCU" built-in the RV-3029.

Based on all known tolerances and the measured ambient temperature, this Frequency Compensation Unit "FCU" is calculating every 32 seconds a Frequency Compensation Value. The frequency compensation itself is achieved by adding or subtracting clock-pulses to the 32.768 kHz reference clock, one compensation period takes 32 seconds.

All required parameters for frequency compensation are factory calibrated and should not be modified to profit from best time accuracy.


Frequency deviations affecting the time accuracy of Real Time Clocks:

XTAL offset: Xtal's frequency deviation ±20 ppm @ 25°C XTAL T₀: Xtal's turnover temperature 25°C ±5°C

XTAL temp. coefficient: Xtal's frequency drift vs temperature -0.035 ppm * $(T-T_0)^2 \pm 10\%$

5.1. TEMPERATURE CHARACTERISTICS TUNING FORK CRYSTAL

Typical Frequency Deviation of a 32.768 kHz Tuning Fork Crystal over Temperature



Above graph shows the typical frequency-deviation of a 32.768kHz "Tuning-Fork" Crystal over temperature. The parabolic curve is specified in terms of turnover temperature " T_0 " and the quadratic thermal coefficient " β ".

T₀: turnover temperature 25°C ±5°C

B: 2nd order temperature coefficient -0.035 ppm * (T-T₀)² ±10% (quadratic thermal coefficient)



5.2. COMPENSATION PRINCIPLE


The Frequency Compensation Unit "FCU" is calculating every 32 seconds a Frequency Compensation Value based on individual device data:

• XTAL offset: Device individual frequency deviation ±20ppm @ 25°C

• XTAL T₀: Xtal's turnover temperature 25°C ±5°C

XTAL temp. coefficient: Xtal's frequency drift vs. temperature -0.035 ppm * (T-T₀)² ±10%

Temperature: Measured ambient temperature



Note:

The 32.768 kHz frequency is adjusted according to the calculated Time Compensation value. The compensation itself is achieved by adding or subtracting clock-pulses to the 32.768 kHz reference clock. One complete compensation period takes 32 seconds.



5.2.1.THERMOMETER AND TEMPERATURE VALUE

The function of the Thermometer is controlled by "ThP" and "ThE" (bit 0 & bit 1 in the register EEPROM Control).

Register EEPROM Control Thermometer Control (address 30h...bits description)

| | | | | • | | | 1 / | | | |
|---------|----------------|-------|-------------------------------------------|-------|-------|-------|-------|-------|-------|--|
| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
| 30h | EEPROM Control | R80k | R20k | R5k | R1k | FD1 | FD0 | ThE | ThP | |
| | | | | | | | | | | |
| Bit | Symbol | Value | Description | | | | | | | |
| 1 | ThE | 0 | Disable Thermometer | | | | | | | |
| ' | 1116 | 1 | Enable Thermometer | | | | | | | |
| 0 | 0 TLD | | Thermometer scanning interval: 1 second | | | | | | | |
| 0 | ThP | 1 | Thermometer scanning interval: 16 seconds | | | | | | | |

The measured temperature value is stored in the register "Temperature" at address 20h.

The measured temperature is binary coded ranging from -60°C (=0d) to +190°C (=250d).

Example: Temperature of 0° C corresponding to a content of = 60d.

The thermometer has a resolution of 1°C per LSB; the typical accuracy is +/-4°C within the temperature range -40°C to +125°C. The Thermometer is automatically disabled if status bit "Vlow1" is set = "1", the result of the last temperature measurement is frozen in register "Temperature" and the frequency compensation continues working with this last temperature reading.

The actual temperature value can be read from register "Temperature" at address 20h. The Thermometer has to be disabled by ThE = "0" to externally write a temperature value into the register "Temperature" at address 20h.

Temperature Value (address 20h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|-------------|-------------|--------------------------------------------------------------|-------|-------|-------|-------|-------|-------|-------|--|
| 20h | Tomporoture | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | |
| 2011 | Temperature | These bits hold the Temperature Value coded in binary format | | | | | | | | |
| Temperature | Value hex | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
| -60°C | 00h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| -59°C | 01h | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | |
| 0°C | 3Ch | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | |
| 194°C | FEh | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | |
| 195°C | FFh | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |



5.2.2.SETTING THE FREQUENCY COMPENSATION PARAMETERS

In order to achieve best time accuracy, correct parameters have to be stored into the corresponding registers of the EEPROM Control page.

Attention: these parameters are factory calibrated, it is recommended not to modify these register values.

XTAL Offset (address 31h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|----------|-------------|----------|---------------------------------------------------------------|-------------|------------|-------------|-------|-------|-------|--|
| 31h | XTAL Offset | sign | 64 | 32 | 16 | 8 | 4 | 2 | 1 | |
| | | | | | | | | | | |
| Bit | Symbol | Value | | | [| Description | 1 | | | |
| 7 | Sign | 0 | - Deviation (slower) of 32.768kHz frequency at T ₀ | | | | | | | |
| ' | Sign | 1 | + Deviation (faster) of 32.768kHz frequency at T ₀ | | | | | | | |
| 6 to 0 | XTAL Offset | 0 to 121 | Frequenc | y Offset Co | ompensatio | n value | | | | |

The register value "XTAL Offset" is used by the Frequency Compensation Unit "FCU" to compensate the initial frequency deviation of the 32.768 kHz clock at the crystal's turnover temperature "XTAL T₀".

The required register value "XTAL Offset" is calculated as follow:

XTAL Offset = Xtal_{OFFSET} x 1.05

XTAL COEF Temperature Coefficient (address 32h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-------------------------|----------|---------------------------------------------------|-------|-------------|-------|-------|-------|-------|
| 32h | XTAL Coef | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 |
| | | | | | | | | | |
| Bit | Symbol | Value | | | Description | 1 | | Refer | ence |
| 7 to 0 | XTAL Coef ¹⁾ | 0 to 255 | Quadratic Coefficient of XTAL's Temperature Drift | | | | | | |

¹⁾ The factory programmed register value XTAL Coef may also contain thermometer error compensation.

The register value "XTAL Coef" is used by the Frequency Compensation Unit "FCU" to compensate the frequency deviation caused by 2nd order temperature coefficient of the 32.768 kHz crystal (frequency drift vs temperature).

The required register value "XTAL Coef" is calculated as follow:

XTAL Coef = Xtal_{TEMPERATURE COEFFICIENT} x 4096 x 1.05

XTAL T0 Turnover Temperature (address 33h...bits description)

| Address | Function | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|---------|-----------------------|---------|-----------|-----------------------------------|-------------|-------|-------|-------|-------|
| 33h | XTAL T0 | х | х | 32 | 16 | 8 | 4 | 2 | 1 |
| | | | | | | | | | |
| Bit | Symbol | Value | | | Description | 1 | | Refer | ence |
| 7 to 6 | х | - | unused | unused | | | | | |
| 5 to 0 | XTAL T0 ¹⁾ | 4 to 67 | XTAL's To | XTAL's Turnover Temperature in °C | | | | | |

¹⁾ The factory programmed register value XTAL T₀ may also contain thermometer error compensation.

The register value "XTAL T0" is used by the Frequency Compensation Unit "FCU" to compensate the frequency deviation caused by the turnover temperature T0 of the 32.768 kHz crystal.

The required register value "XTAL T0" is calculated as follow:


XTAL T0 = Xtal_{TURNOVER TEMP T0} - 4




5.3. METHOD OF COMPENSATING THE FREQUENCY DEVIATION

The Frequency Compensation Unit (FCU) calculates every 32 seconds the compensation factor needed to obtain accurate time information. The compensation is made by adding or subtracting correction clocks to the 32.768 kHz reference frequency at the first stage of the frequency divider chain, thereby changing the period of a single second.

Extra clocks are added for to speed-up the timing, subtracting clocks to slow-down the timing.



Each compensation period takes 32 seconds. Correction clocks are periodically applied during one complete compensation period. Within a compensation period of 32 seconds, one correction clock will compensate the time information by ± 1 ppm.





Effect of correction clocks:

CLKOUT 32.768 kHz: not affected, this frequency is not compensated
 CLKOUT 1024 / 32 / 1 Hz: affected, these frequencies are compensated

• Timer / INT Output: affected; the internal Timer Source Clocks are compensated

Time / Date affected; time & date information are compensated

5.3.1.CORRECT METHOD FOR TESTING THE TIME ACCURACY

The compensation method of adding or subtracting correction clocks is changing the period of a single second; therefore the duration of single seconds may vary within a compensation cycle of 32 seconds.

For a test result correctly representing the time accuracy of the RTC module, it is mandatory to measure the device during one complete compensation cycle of 32 seconds.

When the device is tested over a shorter period of time, an error will be caused by the test method and shall be considered for interpretation of the test-results:

| Measuring Time | Resolution of | Compensation Method | Test Error / Deviation per Day |
|----------------|---------------|---------------------|-----------------------------------------|
| 1 second | ± 1 clock | (32.768 kHz) | \pm 30.5 ppm / \pm 2.7 sec. per day |
| 2 seconds | ± 1 clock | (32.768 kHz) | \pm 15.3 ppm / \pm 1.3 sec. per day |
| 4 seconds | ± 1 clock | (32.768 kHz) | \pm 7.7 ppm / \pm 0.7 sec. per day |
| 8 seconds | ± 1 clock | (32.768 kHz) | \pm 3.9 ppm / \pm 0.4 sec. per day |
| 32 seconds | ± 1 clock | (32.768 kHz) | represents real performance |

5.3.2.TESTING THE TIME ACCURACY USING CLKOUT OUTPUT

The simplest method to test the time accuracy of the Frequency Compensation Unit (FCU) is by measuring the compensated frequencies at the CLKOUT pin.

Enable temperature compensation:

Select scanning interval 1 s: set "ThP" = "0" (bit 0 register EEPROM Control)
 Enable thermometer: set "ThE" = "1" (bit 1 register EEPROM Control)

Select compensated frequency at CLKOUT:

Set CLKOUT frequency: set "FD0" / "FD1" (bits 1&3 register EEPROM Control) to select

CLKOUT frequency = 1024Hz or alternatively 1Hz

Measuring equipment and setup:

Use appropriate frequency counter: for example Agilent A53132A Universal Counter

Correct setup: set gate time to 32 seconds (one complete compensation cycle)

to measure frequency and calculate time deviation upon the

measured frequency deviation



5.3.3.TESTING THE TIME ACCURACY USING INTERRUPT OUTPUT 1 Hz

The internal Countdown Timer can be used to generate a 1 Hz test signal at the $\overline{\text{INT}}$ output. However, this procedure is more complicated than using CLKOUT, therefore the following instructions shall be read carefully to avoid mistakes.

Enable temperature compensation:

Select scanning interval 1 s: set "ThP" = "0" (bit 0 register EEPROM Control)
 Enable thermometer: set "ThE" = "1" (bit 1 register EEPROM Control)

Set appropriate test condition using Countdown Timer & 1 Hz INT Output:

Disable Timer: set "TE" = "0" (bit 1 register Control_1)
 Disable Timer Auto-Reload Mode: set "TAR" = "0" (bit 2 register Control_1)

Timer & Timer Auto Reload Mode needs to be disabled to allow changes in settings of the Timer Source Clock and Countdown Timer value.

Set Timer Source Clock = 8 Hz: set "TD0" = "1"& "TD1" = "0" (bit 5&6 register Control_1)
 Set Countdown Timer Value n = 7: set register "Timer Low" = 07h (bit 0-7 register Timer Low) set register "Timer High" = 00h (bit 0-7 register Timer High)

Enable Timer Interrupt:
 Set Timer in Auto-Reload Mode:
 Enable Timer:
 Set "TIE" = "1" (bit 1 register Control_INT)
 Set "TAR" = "1" (bit 2 register Control_1)
 Set "TE" = "1" (bit 1 register Control_1)

Prepare MCU Software Driver to clear INT signal:

• MCU clears $\overline{\text{INT}}$ signal: clear $\overline{\text{INT}}$ by setting "TF" = "0" (bit 1 register Control_INT Flag)


Measuring equipment and setup:

Use appropriate frequency counter: for example Agilent A53132A Universal Counter

Gate time: set gate time to 32 seconds (one complete compensation cycle)

Trigger to negative slope: set trigger to falling edge (negative slope)





① INT Output is active LOW.

That means the falling edge of the $\overline{\text{INT}}$ signal is generated by the RV-3029.

When testing the time-accuracy by using $\overline{\text{INT}}$ signal it is mandatory to trigger on the falling edge of the Interrupt signal.

The rising edge of the $\overline{\text{INT}}$ signal is generated when the MCU clears the Interrupt signal by software. The timing of the rising edge depends on the MCU and must not be used to test the time-accuracy.



5.4. TIME ACCURACY OPT: A / OPT: B

Option A: parts individually calibrated over the temperature range

To obtain the best possible accuracy over the temperature-range, Option A parts are individually calibrated over the entire temperature range.

XTAL offset: Frequency deviation @ 25°C Individually compensated

XTAL T₀: Turnover temperature

XTAL temp. coefficient: Frequency drift vs temperature
Thermometer error: Thermometer accuracy Individually acquired over temperature,

Individually acquired over temperature, correction value individually embedded

Individually calibrated over temperature

in XTAL parameters


Every part RV-3029 Opt: A is individually measured over the temperature range to derive thermometer's and crystal's characteristics over the temperature range in order to achieve optimized time accuracy. Based on the temperature data, frequency correction values are calculated and individually programmed into the corresponding EEPROM register by the factory.

Below chart shows the time deviation of 30 tested devices over the temperature range of 30 individually calibrated RTC's (Opt: A) after the components were reflow soldered onto a PCB, the red dotted line shows the specified time accuracy for Option: A devices.

Option A: <u>Temperature range</u> <u>Time deviation</u>

 25° C ± 3 ppm = ± 0.26 seconds per day 0° C to + 50° C ± 4 ppm = ± 0.35 seconds per day -10° C to + 60° C ± 5 ppm = ± 0.44 seconds per day -40° C to + 85° C ± 6 ppm = ± 0.52 seconds per day -40° C to + 125° C ± 8 ppm = ± 0.70 seconds per day

Option: A (calibrated) Time Deviation vs. Temperature





Option B: parts individually calibrated based on generic temperature data

The Option: B devices are designed for an optimized trade off accuracy vs cost. Option B parts are individually programmed to compensate the frequency deviation at 25°C but using generic batch data to compensate the crystal's temperature characteristics. Option B parts offer a good time accuracy at little cost.

XTAL offset: Frequency deviation @ 25°C Individually compensated

 $\begin{array}{lll} \text{XTAL T}_0: & \text{Turnover Temperature} & \text{Compensated with generic batch data} \\ \text{XTAL temp. coefficient:} & \text{Frequency drift vs temperature} & \text{Compensated with generic batch data} \end{array}$

Thermometer error: Thermometer accuracy Individually acquired at 25°C,


correction value individually embedded

in XTAL parameters

Samples of RV-3029 Opt: B parts are individually measured over the temperature range to derive the generic batch data for the thermometer's and crystal's characteristics over the temperature range. Based on the temperature data, frequency correction values are calculated and individually programmed into the corresponding EEPROM register by the factory.

Below chart shows the time deviation of 30 tested devices over the temperature-range of individually calibrated RTC's (Opt: B) after the components were reflow soldered onto a PCB, the red dotted line shows the specified time accuracy for Option: B devices.

Option: B (default) Time Deviation vs. Temperature



45



6. I²C INTERFACE

The I²C interface is for bidirectional, two lines communication between different ICs or modules. The two lines are a **S**erial-**DA**taline (SDA) and a **S**erial-**CL**ockline (SCL).

6.1. I²C INTERFACE CHARACTERISTICS

SCL and SDA ports are open-drain architecture to allow connections of multiple devices. Both lines must be connected to a positive supply via pull-up resistors.

6.2. I²C INTERFACE SYSTEM CONFIGURATION


Since multiple devices can be connected with the I²C bus, all I²C bus devices have a fixed, unique device number built-in to allow individual addressing of each device.

Data transfer may be initiated only when the bus is not busy.

The device that controls the I²C bus is the "Master"; the devices which are controlled by the master are the "Slaves". A device generating a message is a "Transmitter"; a device receiving a message is the "Receiver".

The communication is controlled by the Master. To start a transmission, the Master applies the "START condition" and generates the SCL clocks during the whole transmission. Before any data is transmitted on the I²C bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the "START condition", most significant bit MSB is sent first. The master terminates the transmission by sending the "STOP condition".

The RV-3029 acts as a Slave-Receiver or Slave-Transmitter. Therefore the clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line.






6.3. BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse, as changes in the data line at this time are interpreted as control signals. Data change should be executed during the LOW period of the clock pulse.






6.4. START AND STOP CONDITIONS

Any serial communication with the RV-3029 starts with a "START condition" and terminates with the "STOP condition".





Both SDA data and SCL clock lines remain HIGH when the bus is not busy.

A HIGH to LOW transition of the data line, while the clock is HIGH, is defined as the START condition (S). A LOW to HIGH transition of the data line, while the clock is HIGH, is defined as the STOP condition (P).


The RV-3029 does not allow a repeated START. Therefore a STOP has to be released before the next START.



6.5. ACKNOWLEDGE

There is no limit to the numbers of data bytes transmitted between the start and stop conditions. Each byte (of 8 bits) is followed by an acknowledge cycle. Therefore, the Master generates an extra acknowledge clock pulse. The acknowledge bit is a HIGH level signal put on the SDA line by the Transmitter Device. The Receiver Device must pull down the SDA line during the acknowledge clock pulse to confirm the correct reception of the last byte.

- A Slave-Receiver, which is addressed, must generate an acknowledge after the correct reception of each byte
- Also a Master-Receiver must generate an acknowledge after correct reception of each byte that has been clocked out of the Slave-Transmitter
- The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (setup and hold times must be taken into consideration)
- If the Master is addressed as Receiver, it can stop data transmission by **not** generating an acknowledge on the last byte that has been sent from the Slave-Transmitter. In this event, the Slave-Transmitter must leave the data line HIGH to enable the Master to generate a stop condition





6.6. I²C INTERFACE PROTOCOL

Before any data is transmitted on the I²C bus, the device which should respond is addressed first. The addressing is always carried out with the first byte transmitted after the "START condition".

Any serial communication with the RV-3029 starts with a "START condition" and terminates with the "STOP condition".

When the "START condition" is detected, a copy of the content of the addressed Watch, Alarm, Timer and Temperature registers is stored into a cache memory. During read / write operation, data are provided from this cache memory.

To prevent faulty reading, data in the cache memory are kept stable until the "STOP condition" terminates the interface communication. When the "STOP condition" after a "Write transmission" terminates the interface communication, the content of the modified registers in the cache memory are copied back into the corresponding Watch, Alarm, Timer and Temperature registers.


6.7. I²C DEVICE ADDRESSES

The RV-3029 is addressed with the first byte sent after the "START condition". The first byte contains the 7 bit slave address and the R/\overline{W} bit.

The following two slave addresses are reserved for the RV-3029:

WRITE: Slave address is ACh, $(R/\overline{W} = 0)$ (10101100) READ: Slave address is ADh, $(R/\overline{W} = 1)$ (10101101)

RV-3029 Slave Addresses





6.8. I²C INTERFACE READ AND WRITE DATA TRANSMISSION


Any serial communication with the RV-3029 starts by initiating the "START condition". The first byte sent contains the 8 bit address of RV-3029, were the LSB is the R/\overline{W} bit which defines if the device is addressed in READ or WRITE mode.

6.8.1.WRITE MODE DATA TRANSMISSION

- With the first byte, the Master has addressed the RV-3029 in Write Mode
- The next byte contains the Page & Word Address. The upper 5 bits address a specific "Memory Page", the 3 lower bits are the auto incrementing address part
- The next byte contains the data the Master sends to the addressed Page & Word Address
- After reading or writing one byte, the Word Address is automatically incremented by 1 within the same Memory Page. If "acknowledge" is not received, no auto increment of the address is executed and a following reading transmits data of the same address

Example of Data Transmission in Write Mode

- 1) Master sends out the "Start Condition"
- 2) Master sends out the "Slave Address", ACh for the RV-3029; the R/ \overline{W} bit = "0" for write mode
- 3) Acknowledgement from the RV-3029
- 4) Master sends out the "Page & Word Address" to the RV-3029
- 5) Acknowledgement from the RV-3029
- 6) Master sends out the "Data" to write to the address specified in step 4)
- 7) Acknowledgement from the RV-3029
- 8) Steps 6) and 7) can be repeated if necessary. Within the same Memory Page, the RV-3029 will increment the word address automatically
- 9) Master sends out the "Stop Condition"






6.8.2.READ MODE DATA TRANSMISSION AT SPECIFIC ADDRESS

- With the first byte, the Master has addressed the RV-3029 in Write Mode
- The next byte contains the Page & Word Address. The upper 5 bits address a specific "Memory Page", the 3 lower bits are the auto incrementing address part
- The I²C interface communication is halted by sending the "Stop Condition"
- Then the I²C interface communication is re-established by sending the "Start Condition"
- With the next byte, the Master is addressing the RV-3029 in Read Mode
- Then the Slave transmits the first byte starting from the previously addressed Page & Word address.
 Within the same Memory Page, the Word Address will be incremented automatically by 1.
 If "acknowledge" is not received, no auto increment of the address is executed and a following reading transmits data of the same address

Example of Data Transmission in Read Mode after setting a specific Page & Word address

- 1) Master sends out the "Start condition"
- 2) Master sends out the "Slave Address", ACh for the RV-3029; the R/ \overline{W} bit = "0" for write mode
- 3) Acknowledgement from the RV-3029
- 4) Master sends out the "Page & Word Address" to the RV-3029
- 5) Acknowledgement from the RV-3029
- 6) Master sends out the "Stop Condition"
- 7) Master sends out the "Start Condition"
- 8) Master sends out the "Slave Address", ADh for the RV-3029; the R/ \overline{W} bit ="1" for read mode
- 9) Acknowledgement from the RV-3029:
 - At this point, the Master becomes a Receiver, the Slave becomes the Transmitter
- 10) The RV-3029 sends out the "Data" from the "Page & Word Address" specified in step 4)
- 11) Acknowledgement from the Master:
 - At this time, the "Page & Word" Address will be automatically incremented by 1
- 12) Steps 10) and 11) can be repeated if necessary. Within the same Page Address, the Word Address will be incremented automatically
- 13) The Master, addressed as Receiver, can stop data transmission by not generating an acknowledge on the last byte that has been sent from the Slave Transmitter. In this event, the Slave-Transmitter must leave the data line HIGH to enable the Master to generate a "Stop condition"
- 14) Master sends out the "Stop Condition"






6.8.3.READ MODE

- With the first byte, the Master has addressed the RV-3029 in Write Mode
- The Slave becomes the Transmitter and sends out the data from the last accessed Page / Word address incremented by 1
- After reading a byte, within the same Memory-Page the Word-Address is automatically incremented by 1.
 If "acknowledge" is not received, no auto increment of the address is executed and a following reading transmits data of the same address

Example of Reading Data at the last accessed Page & Word address incremented by 1

- 1) Master sends out the "Start Condition"
- 2) Master sends out the "Slave Address", ADh for the RV-3029; the R/ \overline{W} bit = "1" for read mode
- 3) Acknowledgement from the RV-3029: At this point, the Master becomes a Receiver, the Slave becomes the Transmitter
- 4) The RV-3029 sends out the "Data" from the last accessed Page / Word Address incremented by 1
- 5) Acknowledgement from the Master
- 6) Steps 4) and 5) can be repeated if necessary. Within the same Page-Address, the Word-Address will be incremented by 1 automatically
- 7) The Master, addressed as Receiver, can stop data transmission by not generating an acknowledge on the last byte that has been sent from the Slave-Transmitter. In this event, the Slave-Transmitter must leave the data line HIGH to enable the Master to generate a "Stop condition"
- 8) Master sends out the "Stop Condition"





7. ELECTRICAL CHRACTERISTICS

7.1. ABSOLUTE MAXIMUM RATINGS

In accordance with the Absolute Maximum Rating System IEC 60134

| PARAMETER | SYMBOL | CONDITIONS | MIN. | MAX. | UNIT |
|-------------------------------------|-------------------------------|---------------------------------------|----------|----------------------|--------|
| Supply voltage | V_{DD} | >GND / <v<sub>DD</v<sub> | GND -0.3 | +6.0 | V |
| Supply current | IDD; ISS | V _{DD} Pin | -50 | +50 | mA |
| Input voltage | Vı | Input Pin | GND -0.3 | V _{DD} +0.3 | V |
| Output voltage | Vo | INT / CLKOUT | GND -0.5 | V _{DD} +0.5 | V |
| DC Input current | lı | | -10 | +10 | mA |
| DC Output current | lo | | -10 | +10 | mA |
| Total power dissipation | Ртот | | | 300 | mW |
| Operating ambient temperature range | T _{OPR} | | -40 | +125 | °C |
| Storage temperature range | T _{STO} | Stored as bare product | -55 | +125 | °C |
| Electro Static Discharge voltage | V _{ESD} | HBM ¹⁾ MM ²⁾ | | ±2000 ±300 | V V |
| Latch-up current | I _{LU} ³⁾ | | | 200 | mA |

¹⁾HBM: Human Body Model, according to JESD22-A114.

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

7.2. FREQUENCY AND TIME CHARACTERISTICS

 V_{DD} = 3.0 V; V_{SS} = 0 V; T_{amb} = +25°C; f_{OSC} = 32.768 kHz

| PARAMETER | SYMBOL | CONDITIONS | TYP. | MAX. | UNIT |
|--------------------------------------------|---------------------|---------------------------------------------------------------------------------------------|--------|-------------------------------------------------|-------|
| 32.768 kHz Oscillator Characteristics | , | · · | l. | l | l . |
| Frequency accuracy | Δf/f | $F_{CLKOUT} = 32.7678 \text{ kHz}$ $T_{amb} = +25^{\circ}\text{C}$ $V_{DD} = 3.0 \text{ V}$ | +/-10 | +/-20 | ppm |
| Frequency vs. voltage characteristics | Δf/(fΔV) | $T_{amb} = +25^{\circ}C$ $V_{DD} = 1.4 \text{ V to } 5.5 \text{ V}$ | +/-0.5 | +/-1.0 | ppm/V |
| Frequency vs. temperature characteristics | Δf/T _{OPR} | $T_{OPR} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ $V_{DD} = 3.0 \text{ V}$ | | c² (T _{OPR} -T ₀)² 10%) | ppm |
| Turnover temperature | To | | +25 | 20 - 30 | °C |
| Aging first year max. | Δf/f | $T_{amb} = +25^{\circ}C$ | | +/-3 | ppm |
| Oscillator start-up voltage | V _{Start} | T _{amb} = +25°C T _{Start} < 10 s | 1.0 | | V |
| Oscillator start-up time | T _{Start} | $T_{amb} = -40$ °C to +85°C | 0.5 | 3 | |
| Oscillator start-up time | I Start | $T_{amb} = -40^{\circ}C \text{ to } +125^{\circ}C$ | 1 | 3 | S |
| CLKOUT duty cycle | | $F_{CLKOUT} = 32.7678 \text{ kHz}$ $T_{AMB} = +25^{\circ}\text{C}$ | 50 | 40/60 | % |
| Time accuracy, DTCXO Digitally Temperature | Compensated | | | | |
| | | $T_{amb} = +25^{\circ}C$ | +/-1 | +/-3 | |
| | | $T_{amb} = 0^{\circ}C \text{ to } +50^{\circ}C$ | +/-2 | +/-4 | |
| Time accuracy Opt: A | Δt/t | $T_{amb} = -10^{\circ}\text{C to } +65^{\circ}\text{C}$ | +/-3 | +/-5 | ppm |
| | | $T_{amb} = -40$ °C to +85°C | +/-4 | +/-6 |] |
| | | $T_{amb} = -40^{\circ}C \text{ to } +125^{\circ}C$ | +/-5 | +/-8 |] |
| | | $T_{amb} = +25^{\circ}C$ | +/-1 | +/-3 | |
| | | $T_{amb} = 0$ °C to +50°C | +/-3 | +/-5 |] |
| Time accuracy Opt: B | Δt/t | $T_{amb} = -10^{\circ}\text{C to } +65^{\circ}\text{C}$ | +/-5 | +/-10 | ppm |
| | | $T_{amb} = -40$ °C to +85°C | +/-10 | +/-25 | |
| | | $T_{amb} = -40^{\circ}C \text{ to } +125^{\circ}C$ | +/-15 | +/-30 | |

²⁾MM: Machine Model, according to JESD22-A115. ³⁾Latch-up testing, according to JESD78.



7.3. STATIC CHARACTERISTICS


 V_{DD} = 1.4 V to 5.5 V; V_{SS} = 0 V; T_{amb} = -40°C to +125°C; f_{OSC} = 32.768 kHz

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|------------------------------------------------------------|-----------------------------|---------------------------------------------------------------------------------------------------------------|---------------------|------|---------------------|------|
| Supplies | | | | | | |
| Supply voltage | V _{DD} | Time-keeping mode I ² C bus reduced speed | 1.4 | | 5.5 | V |
| | | I ² C bus full speed | 3.0 | | 5.5 | V |
| Minimum supply voltage detection | V_{LOW1} | $T_{amb} = -40$ °C to +125°C | 1.8 | | 2.1 | V |
| Minimum supply voltage detection | V_{LOW2} | $T_{amb} = -40$ °C to +125°C | 1.0 | | 1.4 | V |
| Main Supply to Backup Supply Switchover Hysteresis | V _{HYST} | V_{DD} to $V_{BACK} = 3.0 \text{ V}$ | | 20 | | mV |
| | | $V_{DD} = 1.4 \text{ V}$ $T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | 0.6 | 1.5 | μΑ |
| Supply current I ² C bus inactive | I_{DD} $(V_{BACK} = 0 V)$ | $V_{DD} = 1.4 \text{ V}$ $T_{amb} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | 4.6 | μΑ |
| CLKOUT disabled V _{BACK} = 0 V | or | $V_{DD} = 3.3 \text{ V}$ $T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | 8.0 | 2.0 | μΑ |
| or V _{DD} = 0 V | I _{BACK} | $V_{DD} = 3.3 \text{ V}$ $T_{amb} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | 5.2 | μΑ |
| | $(V_{DD} = 0 V)$ | $V_{DD} = 5.0 \text{ V}$ $T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | 0.9 | 2.2 | μΑ |
| | | $V_{DD} = 5.0 \text{ V}$ $T_{amb} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | 5.5 | μΑ |
| Supply current I ² C bus active | | SCL = 100 kHz $V_{DD} = 1.4 \text{ V}$ $T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ | | | 12 | μΑ |
| | | SCL = 100 kHz $V_{DD} = 1.4 V$ $T_{amb} = -40^{\circ}C$ to +125°C | | | 15 | μΑ |
| | I _{DD} | SCL = 400 kHz $V_{DD} = 3.3 \text{ V}$ $T_{amb} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$ | | | 35 | μΑ |
| CLKOUT disabled | | SCL = 400 kHz $V_{DD} = 3.3 \text{ V}$ $T_{amb} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$ | | | 40 | μΑ |
| | | SCL = 400 kHz $V_{DD} = 5.0 \text{ V}$ $T_{amb} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$ | | | 50 | μΑ |
| | | SCL = 400 kHz $V_{DD} = 5.0 \text{ V}$ $T_{amb} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ | | | 60 | μΑ |
| Current consumption | | $V_{DD} = 5.0V$ | | 2.5 | 3.4 | μA |
| I ² C bus inactive CLKOUT = 32.768kHz, | I _{DD32K} | $V_{DD} = 3.3V$ | | 1.5 | 2.2 | μΑ |
| $C_{LOAD} = 32.766 \text{KHz},$ $C_{LOAD} = 7.5 \text{pF}$ | | V _{DD} = 1.4V | | 1.1 | 1.6 | μA |
| Inputs | | | | | | |
| LOW level input voltage | V _{IL} | $V_{DD} = 1.4 \text{ V} \text{ to } 5.0 \text{ V}$ | | | 20% V _{DD} | V |
| HIGH level input voltage | V _{IH} | Pins: SCL, SDA, CLKOE | 80% V _{DD} | | | V |
| Input leakage current | | $T_{amb} = -40$ °C to +85°C | -1 | | +1 | μΑ |
| $V_{SS} > V_I < V_{DD}$ | I _L | T _{amb} = -40°C to +125°C | -1.5 | | +1.5 | μA |
| Input capacitance | Cı | | | | 7 | pF |
| Outputs | | | | | | |
| | | $V_{DD} = 1.4V; I_{OH} = 0.1mA$ | 1.0 | | | |
| HIGH level output voltage | V _{OH} | $V_{DD} = 3.3V; I_{OH} = 1.5mA$ | 2.7 | | | V |
| - | | $V_{DD} = 5.0V; I_{OH} = 2.0mA$ | 4.5 | | | |
| | | $V_{DD} = 1.4V; I_{OL} = 0.4mA$ | | | 0.2 | |
| LOW level output voltage | V _{OL} | $V_{DD} = 3.3V; I_{OL} = 1.5mA$ | | | 0.25 | V |
| - | | $V_{DD} = 5.0V; I_{OL} = 5.0mA$ | | | 0.8 | |
| HIGH level output current | I _{OH} | $V_{OH} = 4.5 \text{ V} / V_{DD} = 5 \text{ V}$ | | | 2.0 | mA |
| LOW level output current | I _{OL} | $V_{OL} = 0.8 \text{ V} / V_{DD} = 5 \text{ V}$ | | | -5.0 | mA |
| Output leakage current | I _{LO} | $V_O = V_{DD}$ or V_{SS} $T_{amb} = -40$ °C to $+85$ °C $V_O = V_{DD}$ or V_{SS} | -1 | 0 | +1 | μA |
| Caspat loanage outfortt | iLU | $V_O = V_{DD}$ or V_{SS} $T_{amb} = -40$ °C to +125°C | -1.5 | 0 | +1.5 | μΛ |
| Operating Temperature Range | | | | | | |
| Operating temperature range | T _{OPR} | | -40 | | +125 | °C |



| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------------------------------|-------------------|---------------------------------------------------------------|------|------|------|--------|
| EEPROM Characteristics | <u>"</u> | <u>'</u> | | 1 | • | 1 |
| Read voltage | V_{Read} | $T_{amb} = -40^{\circ}C \text{ to } +125^{\circ}C$ | 1.4 | | | V |
| Programming voltage | V _{Prog} | $T_{amb} = -40$ °C to +125°C | 2.2 | | | V |
| EEPROM Programming Time | T _{Prog} | T _{amb} = -40°C to +125°C 1 Byte EEPROM User | | | 35 | ms |
| EEPROM Programming Time | T _{Prog} | T _{amb} = -40°C to +125°C 1 Byte EEPROM Control | | | 100 | ms |
| EEPROM Programming Time | T _{Prog} | T _{amb} = -40°C to +125°C 2-4 Byte EEPROM Control | | | 135 | ms |
| EEPROM write / erase cycles | V _{HYST} | V _{DD} to V _{BACK} = 3.0 V | 5000 | | | Cycles |
| Trickle charger | | | | | | |
| | R80k | T _{amb} = 25°C | | 80 | | |
| Current limiting resistors | R20k | T _{amb} = 25°C | | 20 | | kΩ |
| $V_{DD} = 5.0V$ $V_{BACK} = 3.0V$ | R5k | T _{amb} = 25°C | | 5 | | K12 |
| - BAGK | R1.5k | T _{amb} = 25°C | | 1.5 | | |
| Thermometer | | <u> </u> | | | | |
| Thermometer precision | TE | $T_{amb} = -40$ °C to +85°C | | +/-4 | | °C |
| Thermometer precision | I E | $T_{amb} = -40$ °C to +125°C +/-6 | | | | |

7.4. I²C INTERFACE TIMING CHARACTERISTICS






 V_{SS} = 0 V; T_{amb} = -40°C to +125°C. All timing values are valid within the operating supply voltage range and references to V_{IL} and V_{IH} with an input voltage swing from V_{SS} to V_{DD} .

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNIT | |
|------------------------------------------------|----------|------------------------|-----|-----|------|--|
| | | V _{DD} ≥ 1.4V | | 100 | | |
| SCL Clock Frequency | fscL | V _{DD} ≥ 1.8V | | 300 | kHz | |
| | | V _{DD} ≥ 3.0V | | 400 | | |
| | | V _{DD} ≥ 1.4V | 50 | | | |
| Start Condition Set-up Time | tsu; sta | V _{DD} ≥ 1.8V | 30 | | μs | |
| | | V _{DD} ≥ 3.0V | 20 | | | |
| | | V _{DD} ≥ 1.4V | | | | |
| Start Condition Hold Time | tHD; STA | V _{DD} ≥ 1.8V | 0.2 | | μs | |
| | | V _{DD} ≥ 3.0V | | | | |
| | | V _{DD} ≥ 1.4V | 100 | | | |
| Data Set-up Time | tsu; dat | V _{DD} ≥ 1.8V | 80 | | ns | |
| · | | V _{DD} ≥ 3.0V | 50 | | | |
| | | V _{DD} ≥ 1.4V | 50 | | | |
| Data Hold Time | tHD; DAT | V _{DD} ≥ 1.8V | 30 | | ns | |
| | · | V _{DD} ≥ 3.0V | 20 | | | |
| | | V _{DD} ≥ 1.4V | 4.0 | | | |
| Data Valid Time | tVD; DAT | V _{DD} ≥ 1.8V | 1.5 | | μs | |
| | | V _{DD} ≥ 3.0V | 1.2 | | 1 | |
| | | V _{DD} ≥ 1.4V | 3.5 | | | |
| Data Valid Acknowledge Time | tVD; ACK | V _{DD} ≥ 1.8V | 1.1 | | μs | |
| ŭ | , | V _{DD} ≥ 3.0V | 0.9 | | i ' | |
| | | V _{DD} ≥ 1.4V | 50 | | | |
| Stop Condition Set-up Time | tsu; sto | V _{DD} ≥ 1.8V | 30 | | ns | |
| · | | V _{DD} ≥ 3.0V | 20 | | 1 | |
| | | V _{DD} ≥ 1.4V | 1.0 | | | |
| Bus Free Time between STOP and START condition | tBUF | V _{DD} ≥ 1.8V | 0.5 | | μs | |
| | | V _{DD} ≥ 3.0V | 0.4 | | 1 | |
| | | V _{DD} ≥ 1.4V | 4.5 | | | |
| SCL "LOW time" | tLOW | V _{DD} ≥ 1.8V | 1.7 | | μs | |
| | | V _{DD} ≥ 3.0V | 1.3 | | | |
| | | V _{DD} ≥ 1.4V | 0.6 | | | |
| SCL "HIGH time" | thigh | V _{DD} ≥ 1.8V | 0.5 | | μs | |
| | | V _{DD} ≥ 3.0V | 0.4 | | · ' | |
| | | V _{DD} ≥ 1.4V | | 1.0 | | |
| SCL and SDA Rise Time | tr | V _{DD} ≥ 1.8V | | 0.3 | μs | |
| | | V _{DD} ≥ 3.0V | | 0.2 | 1 ' | |
| | | V _{DD} ≥ 1.4V | | 0.4 | | |
| SCL and SDA Fall Time | tf | V _{DD} ≥ 1.8V | | 0.3 | μs | |
| | | V _{DD} ≥ 3.0V | | 0.2 | 1 | |
| Tolerance Spike Time on Bus | tsp | | | 50 | ns | |
| SCL and SDA I/O Capacitance | CI/O | | | 10 | pF | |
| Capacitive Load Bus Lines | Св | + | | 200 | pF | |



8. APPLICATION INFORMATION


Operating RV-3029 without V_{BACKUP} Supply:



- When operating the RV-3029 without Backup Supply Voltage, it is recommended to tie V_{BACKUP} pin to GND, 10 kOhm resistor is recommended.
- Pull-up resistor of the $\overline{\rm INT}$ signal can be tied directly to supply voltage $V_{\rm DD.}$
- CLKOUT is enabled when CLKOE input is high. It either can be permanently enabled with a pull-up resistor to supply voltage V_{DD} or actively controlled by the µController.

 If no clock function is needed, it is recommended to disable CLKOUT by permanently tie CLKOE pin with a pull-down resistor to GND.

Operating RV-3029 with Backup Supply Voltage VBACKUP:



- When operating the RV-3029 with either Supercap or Lithium Battery as Backup Supply, the INT signal also works when the device operates on V_{BACKUP} supply voltage. Therefore it is recommended to tie the INT pull-up resistor to V_{BACKUP}.
- When a Lithium Battery is used, it is recommended to insert a protection resistor of 100 1'000 Ohm to limit battery current and to prevent damage in case of soldering issues causing short between supply pins.

57



8.1. RECOMMENDED REFLOW TEMPERATURE (LEADFREE SOLDERING)


Maximum Reflow Conditions in accordance with IPC/JEDEC J-STD-020C "Pb-free" Tp Tr Tsmin Tr Tsmin Tsmin Tsmin T ts Preheat T 25°C to Peak

| Temperature Profile | Symbol | Condition | Unit |
|---------------------------------------------|---------------------------|------------------|------|
| Average ramp-up rate | (Ts _{max} to Tp) | 3°C / second max | °C/s |
| Ramp down Rate | T _{cool} | 6°C / second max | °C/s |
| Time 25°C to Peak Temperature | T _{to-peak} | 8 minutes max | m |
| Preheat | | | |
| Temperature min | Ts _{min} | 150 | °C |
| Temperature max | Ts _{max} | 200 | °C |
| Time Ts _{min} to Ts _{max} | ts | 60 - 180 | Sec |
| Soldering above liquidus | | | |
| Temperature liquidus | TL | 217 | °C |
| Time above liquidus | t _L | 60 – 150 | sec |
| Peak temperature | | • | |
| Peak Temperature | Тр | 260 | °C |
| Time within 5°C of peak temperature | tp | 20 - 40 | sec |



9. PACKAGE


9.1. DIMENSIONS AND SOLDERPADS LAYOUT



All dimensions in mm typical.



9.2. MARKING AND PIN #1 INDEX






10.PACKING INFORAMTION

10.1. CARRIER TAPE

12 mm Carrier-Tape: Material: Polystyrene / Butadine or Polystyrol black, conductive

Cover Tape: Base Material: Polyester, conductive 0.061 mm

Adhesive Material: Pressure-sensitive Synthetic Polymer



Tape Leader and Trailer: 300 mm minimum. All dimensions in mm.





10.2. PARTS PER REEL


C3 Package:

Reels:

| Diameter | Material | RTC's per reel |
|----------|---------------------|----------------|
| 7" | Plastic, Polystyrol | 1'000 |
| 7" | Plastic, Polystyrol | 3'000 |



10.3. REEL 13 INCH FOR 12 mm TAPE




Reel:

| Diameter | Material |
|----------|---------------------|
| 13" | Plastic, Polystyrol |



10.4. REEL 7 INCH FOR 12 mm TAPE



Reel:

| Diameter | Material |
|----------|---------------------|
| 7" | Plastic, Polystyrol |



11.HANDLING PRECAUTIONS FOR CRYSTALS OR MODULES WITH EMBEDDED CRYSTALS

The built-in tuning-fork crystal consists of pure Silicon Dioxide in crystalline form. The cavity inside the package is evacuated and hermetically sealed in order for the crystal blank to function undisturbed from air molecules, humidity and other influences.

Shock and vibration:

Keep the crystal / module from being exposed to **excessive mechanical shock and vibration**. EM guarantees that the crystal / module will bear a mechanical shock of 5000g / 0.3 ms.

The following special situations may generate either shock or vibration:

Multiple PCB panels - Usually at the end of the pick & place process the single PCBs are cut out with a router. These machines sometimes generate vibrations on the PCB that have a fundamental or harmonic frequency close to 32.768 kHz. This might cause breakage of crystal blanks due to resonance. Router speed should be adjusted to avoid resonant vibration.

Ultrasonic cleaning - Avoid cleaning processes using ultrasonic energy. These processes can damages crystals due to mechanical resonance of the crystal blank.

Overheating, rework high temperature exposure:

Avoid overheating the package. The package is sealed with a seal ring consisting of 80% Gold and 20% Tin. The eutectic melting temperature of this alloy is at 280°C. Heating the seal ring up to >280°C will cause melting of the metal seal which then, due to the vacuum, is sucked into the cavity forming an air duct. This happens when using hot-air-gun set at temperatures >300°C.

Use the following methods for rework:

- Use a hot-air- gun set at 270°C.
- Use 2 temperature controlled soldering irons, set at 270°C, with special-tips to contact all solder-joints from both sides of the package at the same time, remove part with tweezers when pad solder is liquid.

EM Microelectronic-Marin SA ("EM") makes no warranties for the use of EM products, other than those expressly contained in EM's applicable General Terms of Sale, located at http://www.emmicroelectronic.com. EM assumes no responsibility for any errors which may have crept into this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein.

No licenses to patents or other intellectual property rights of EM are granted in connection with the sale of EM products, neither expressly nor implicitly.

In respect of the intended use of EM products by customer, customer is solely responsible for observing existing patents and other intellectual property rights of third parties and for obtaining, as the case may be, the necessary licenses.

Important note: The use of EM products as components in medical devices and/or medical applications, including but not limited to, safety and life supporting systems, where malfunction of such EM products might result in damage to and/or injury or death of persons is expressly prohibited, as EM products are neither destined nor qualified for use as components in such medical devices and/or medical applications. The prohibited use of EM products in such medical devices and/or medical applications is exclusively at the risk of the customer